数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ES9822PRO 数据表(PDF) 20 Page - ESS Technology,Inc

部件名 ES9822PRO
功能描述  32-bit High-Performance 2-Channel ADC
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ESS [ESS Technology,Inc]
网页  http://www.esstech.com
标志 ESS - ESS Technology,Inc

ES9822PRO 数据表(HTML) 20 Page - ESS Technology,Inc

Back Button ES9822PRO Datasheet HTML 16Page - ESS Technology,Inc ES9822PRO Datasheet HTML 17Page - ESS Technology,Inc ES9822PRO Datasheet HTML 18Page - ESS Technology,Inc ES9822PRO Datasheet HTML 19Page - ESS Technology,Inc ES9822PRO Datasheet HTML 20Page - ESS Technology,Inc ES9822PRO Datasheet HTML 21Page - ESS Technology,Inc ES9822PRO Datasheet HTML 22Page - ESS Technology,Inc ES9822PRO Datasheet HTML 23Page - ESS Technology,Inc ES9822PRO Datasheet HTML 24Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 126 page
background image
0.3
ES9822 PRO Product Datasheet
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM
20
Clock Distribution
The ES9822 PRO includes features for selecting and manipulating the input clock source.
The minimum MCLK frequency is 22.579 MHz.
When using 24.576 MHz or 22.579 MHz BCK, it is preferable to use GPIO4-6 as the data output.
Register 74-91 (GPIOx/x_CONFIG) – set desired GPIO as AUX output and enable output mode
Reg 12-15 [6:5] (TDM_LINE_SEL_CHx) – change TDM Line Select to desired GPIO
Reg 11 [7] (TDM_GPIO456) – Enable TDM on GPIO456
XIN
XOUT
ACLK
System
Clock
(MCLK)
22-49MHz
Reg 194[1:0]
GPIO1
SCL_SLAVE
I2C/SPI Clock
BCK
EN
Reg 1
Digital ADC
CLK DIV
Reg 2[4:0]
Reg 0[3]
ADC Decimation Path Clock
(128fs clock)
Reg 9[6:0]
Reg 8
Reg 7[7:5]
Master BCK
Master WS
Enable Reg 193[0]
Reg 193[2:1]
GPIO2
WS
Reg 10[0]
TDM Clock
Reg 5[2]
S/PDIF Clock
Reg 35[0]
Reg 35[5:1]
CLK ASP1
Reg 36[0]
Reg 36[5:1]
CLK ASP2
Reg 6[3:0]
Reg 7[3:0]
CLK DSD
DIV2
Reg 7[4]
Digital
ADC
I2S Decoder
EN
EN
CLK DIV
CLK DIV
CLK DIV
Analog ADC Clock (Must be 22.5792MHz to 24.576 MHz)
Analog ADC
Clock Gear
(1, ½)
Reg 3[2:0]
CLK IADC ( as Analog ADC clock)
(Same frequency as Analog ADC clock)
CLK DIV
CLK DIV
EN
EN
S/PDIF
Encoder
TDM
Encoder
EN
Master
BCK/WS
Gen
Figure 4 - ES9822 PRO Clock Distribution



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com