数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ES9822PRO 数据表(PDF) 95 Page - ESS Technology,Inc

部件名 ES9822PRO
功能描述  32-bit High-Performance 2-Channel ADC
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ESS [ESS Technology,Inc]
网页  http://www.esstech.com
标志 ESS - ESS Technology,Inc

ES9822PRO 数据表(HTML) 95 Page - ESS Technology,Inc

Back Button ES9822PRO Datasheet HTML 91Page - ESS Technology,Inc ES9822PRO Datasheet HTML 92Page - ESS Technology,Inc ES9822PRO Datasheet HTML 93Page - ESS Technology,Inc ES9822PRO Datasheet HTML 94Page - ESS Technology,Inc ES9822PRO Datasheet HTML 95Page - ESS Technology,Inc ES9822PRO Datasheet HTML 96Page - ESS Technology,Inc ES9822PRO Datasheet HTML 97Page - ESS Technology,Inc ES9822PRO Datasheet HTML 98Page - ESS Technology,Inc ES9822PRO Datasheet HTML 99Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 126 page
background image
0.3
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM
95
ES9822 PRO Product Datasheet
ADC CH2 Registers
Register 118: ADC CH2 DATAPATH CONTROL
Bits
[7]
[6]
[5:3]
[2]
[1]
[0]
Default
1'b0
1'b0
3'b000
1'b0
1'b0
1'b0
Bits
Mnemonic
Description
[7]
ADC2_BYPASS_FIR2X
1'b0: Non-bypass (default)
1'b1: Bypass DFir_2x
[6]
ADC2_BYPASS_FIR4X
1'b0: Non-bypass (default)
1'b1: Bypass DFir_4x
[5:3]
RESERVED
NA
[2]
ADC2_ENABLE_DC_BLOCKING
Enables DC blocking path.
1'b0: Disabled (default)
1'b1: Enabled
[1]
RESERVED
NA
[0]
ADC2_NEG_SEL
Negates data input from analog ADC.
1'b0: No negation (default)
1'b1: Negates input data
Register 119: ADC CH2 THD COMP CONFIG
Bits
[7:2]
[1]
[0]
Default
6'd0
1'b0
1'b0
Bits
Mnemonic
Description
[7:2]
ADC2_CORRECTION_ADDR
Selects the address when writing the THD compensation
RAM.
[1]
ADC2_CORRECTION_WE
Enables writing to the THD compensation RAM.
1'b0: Writing disabled (default)
1'b1: Writing enabled
[0]
ADC2_ENABLE_THD_COMP
Selects whether THD compensation is enabled and used in
the signal path, or disabled and bypassed.
1'b0: THD compensation is disabled and bypassed
(default)
1'b1: THD compensation is enabled. Data is processed
by THD compensation
Register 121-120: ADC CH2 THD COMP DATA
Bits
[15:0]
Default
16'd0
Bits
Mnemonic
Description
[15:0]
ADC2_CORRECTION_DATA
A 16 bits THD corrected value that will be written to the
address of the THD compensation RAM.
Maximum -42dB (16'hFFFF).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com