| 数据搜索系统,热门电子元器件搜索 |
|
ES9822PRO 数据表(PDF) 56 Page - ESS Technology,Inc |
|
|
|||||||||||||||||||||||||||||
ES9822PRO 数据表(HTML) 56 Page - ESS Technology,Inc |
|
56 / 126 page ![]() 0.3 ES9822 PRO Product Datasheet ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM 56 Register 9: I2S/TDM MASTER CLK CONFIG Bits [7] [6:0] Default 1'b0 7'd3 Bits Mnemonic Description [7] SELECT_I2S_TDM_HALF • 1'b0: Divide by SELECT_I2S_TDM_NUM + 1 (default) • 1'b1: Divide by half of SELECT_I2S_TDM_NUM + 1 Note: Can only produce half of an odd number divide [6:0] SELECT_I2S_TDM_NUM Whole number divide value + 1 for I2S/TDM master encoding clock (SYS_CLK/divide_value). • 7'd0: Whole number divide value + 1 = 1 (default) • 7'd1: Whole number divide value + 1 = 2 • 7'd127: Whole number divide value + 1 = 128 Register 10: TDM CONFIG1 Bits [7:3] [2] [1] [0] Default 5'd0 1'b1 1'b0 1'b1 Bits Mnemonic Description [7:3] TDM_BIT_DELAY Indicates the MSB-2 position of the data from the frame start. Valid from 5'd0 to 5'd31 [2] TDM_VALID_EDGE Sets on which WS edge the frame starts. • 1'b0: Frame starts on posedge of WS • 1'b1: Frame starts on negedge of WS (default) [1] TDM_LJ Sets left-justified mode. • 1'b0: No left-justified (default) • 1'b1: Left-justified [0] ENABLE_TDM_CLK Enables I2S/TDM encoding clock. • 1'b0: I2S/TDM clock disabled • 1'b1: I2S/TDM clock enabled (default) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |