AD8330ACP-R2 datasheet(22/32 Pages) AD

22 / 32 page

AD8330

Rev. C | Page 22 of 32

FREQUENCY (Hz)

50k

–10

10M

OFST: ENABLED

DISABLED

VDBS = 1.5V

VDBS = 0.75V

VDBS = 0V

Figure 59. Input CMRR vs. Frequency for Various Values of VDBS

Using Single-Sided Sources and Loads

Where the source provides a single-sided output, either INHI or

INLO can be used for the input, with of course a polarity change

when using INLO. The unused pin must be connected either

through a capacitor to ground, or a dc bias point that corresponds

closely to the dc level on the active signal pin. The input CMRR

over the full frequency range is illustrated in Figure 59. In some

cases, an additional element such as a SAW filter (having a

single-sided balanced configuration) or a flux-coupled trans-

former can be interposed. Where this element must be terminated

in the correct impedance, other than 1 kΩ, it is necessary to add

either shunt or series resistors at this interface.

FREQUENCY (Hz)

–600

–20

–30

–10

–400

–300

–200

–100

LINE 1

LINE 3

LINE 4

LINE 2

LINE 4

LINE 1

LINE 3

LINE 2

10M

100M

500M

–500

Figure 60. AC Gain and Phase for Various Loading Conditions

When driving a single-sided load, either OPHI or OPLO can be

used. These outputs are very symmetric, so the only effect of

this choice is to select the desired polarity. However, when the

frequency range of interest extends to the upper limits of the

AD8330, a dummy resistor of the same value should be attached

to the unused output. Figure 60 illustrates the ac gain and phase

response for various loads and VDBS = 0.75 V. Line 1 shows the

unloaded (CL = 12 pF) case for reference; the gain is 6 dB lower

(20 dB) using only the single-sided output. Adding a 75 Ω load

from OPHI to an ac ground results in Line 2. The gain becomes

a factor of ×1.5 V or 3.54 dB lower, but artifacts of the output

common-mode control loop appear in both the magnitude and

phase response.

Adding a dummy 75 Ω to OPLO results in Line 3: the gain is a

further 2.5 dB lower, at about 14 dB. The CM artifacts are no

longer present but a small amount of peaking occurs. If objec-

tionable, this can be eliminated by raising both of the capacitors

on the output pins to 25 pF, as shown in Line 4 of Figure 60.

The gain reduction incurred both by using only one output and

by the additional effect of loading can be overcome by taking

advantage of the VMAG feature, provided primarily for just such

circumstances. Thus, to restore the basic gain in the first case

(Line 1), a 1 V source should be applied to this pin; to restore the

gain in the second case, this voltage should be raised by a factor

of ×1.5 to 1.5 V. In Case 3 and Case 4, a further factor of ×1.33

is needed to make up the 2.5 dB loss, that is, VMAG should be

raised to 2 V. With the restoration of gain, the peak output

swing at the load is, likewise restored to ±2 V.

Pulse Operation

When using the AD8330 in applications where its transient

response is of greater interest and the outputs are conveyed to

their loads via coaxial cables, the added capacitances can slightly

differ in value, and can be placed either at the sending or load

end of the cables, or divided between these nodes. Figure 61

shows an illustrative example where dual, 1 meter, 75 Ω cables

are driven through dc-blocking capacitors and are independently

terminated at ground level.

Because of the considerable variation between applications,

only general recommendations can be made with regard to

minimizing pulse overshoot and droop. The former can be

optimized by adding small load capacitances, if necessary;

the latter requires the use of sufficiently large capacitors (C1).

COMM

OPHI

INLO

OPLO

INHI

VPSI

VPSO

CMOP

MODE

VDBS

CMGN

VMAG

OFST

VPOS

BIAS AND

V-REF

GAIN INTERFACE

CM MODE AND

OFFSET CONTROL

OUTPUT

STAGES

OUTPUT

CONTROL

VGA CORE

CD2

CD3

RD2

VS 2.7V–6V

CL1

CL2

RL1

RL2

Figure 61. Driving Dual Cables with Grounded Loads

AD8330ACP-R2 数据表(PDF) 22 Page - Analog Devices

AD8330ACP-R2 数据表(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

数据表下载