数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89LP4052-20PI 数据表(PDF) 18 Page - ATMEL Corporation

部件名 AT89LP4052-20PI
功能描述  8-bit Microcontroller with 2/4-Kbyte Flash
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89LP4052-20PI 数据表(HTML) 18 Page - ATMEL Corporation

Back Button AT89LP4052-20PI Datasheet HTML 14Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 15Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 16Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 17Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 18Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 19Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 20Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 21Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 22Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 90 page
background image
18
3547F–MICRO–6/06
AT89LP2052/LP4052
external device, this weak pull-up turns off, and only the very weak pull-up remains on. In order
to pull the pin low under these conditions, the external device has to sink enough current to over-
power the weak pull-up and pull the port pin below its input threshold voltage.
The third pull-up is referred to as the “strong” pull-up. This pull-up is used to speed up low-to-
high transitions on a quasi-bidirectional port pin when the port register changes from a logic “0”
to a logic “1”. When this occurs, the strong pull-up turns on for one CPU clock, quickly pulling the
port pin high.
When in quasi-bidirectional mode the port pin will always output a “0” when corresponding bit in
the port register is also “0”. When the port register is “1” the pin may be used either as an input
or an output of “1”. The quasi-bidirectional port configuration is shown in Figure 14-1. The input
circuitry of P3.2 and P3.3 is not disabled during Power-down (see Figure 14-3).
Figure 14-1. Quasi-bidirectional Output
14.2
Input-only Mode
The input port configuration is shown in Figure 14-2. It is a Schmitt-triggered input for improved
input noise rejection.
Figure 14-2. Input Only
Figure 14-3. Input Only for P3.2 and P3.3
1 Clock Delay
(D Flip-Flop)
Strong
Very
Weak
Weak
Port
Pin
VCC
VCC
VCC
From Port
Register
Input
Data
PWD
Port
Pin
Input
Data
PWD
Port
Pin
Input
Data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com