数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89LP4052-20PI 数据表(PDF) 24 Page - ATMEL Corporation

部件名 AT89LP4052-20PI
功能描述  8-bit Microcontroller with 2/4-Kbyte Flash
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89LP4052-20PI 数据表(HTML) 24 Page - ATMEL Corporation

Back Button AT89LP4052-20PI Datasheet HTML 20Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 21Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 22Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 23Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 24Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 25Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 26Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 27Page - ATMEL Corporation AT89LP4052-20PI Datasheet HTML 28Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 90 page
background image
24
3547F–MICRO–6/06
AT89LP2052/LP4052
Table 15-1.
TCON
– Timer/Counter Control Register
TMOD = 88H
Reset Value = 0000 0000B
Not Bit Addressable
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
Bit
7
65
43
21
0
Symbol
Function
TF1
Timer 1 overflow flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when the processor vectors to
interrupt routine.
TR1
Timer 1 run control bit. Set/cleared by software to turn Timer/Counter on/off.
TF0
Timer 0 overflow flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when the processor vectors to
interrupt routine.
TR0
Timer 0 run control bit. Set/cleared by software to turn Timer/Counter on/off.
IE1
Interrupt 1 flag. When IT1 is set, IE1 is set by hardware when the external interrupt falling edge is detected, and is cleared
by hardware when the CPU vectors to the interrupt routine. When IT1 is cleared, IE1 is sampled and inverted from the
external interrupt pin. The flag will be set or cleared by hardware depending on the state of P3.3.
IT1
Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.
IE0
Interrupt 0 flag. When IT0 is set, IE0 is set by hardware when the external interrupt falling edge is detected, and is cleared
by hardware when the CPU vectors to the interrupt routine. When IT0 is cleared, IE0 is sampled and inverted from the
external interrupt pin. The flag will be set or cleared by hardware depending on the state of P3.2.
IT0
Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com