AT89LP4052-20PI datasheet(44/90 Pages) ATMEL

44 / 90 page

3547F–MICRO–6/06

AT89LP2052/LP4052

Figure 18-3. SPI Shift Register Diagram

18.3

Serial Clock Generator

The CPHA (Clock PHAse), CPOL (Clock POLarity), and SPR (Serial Peripheral clock Rate =

baud rate) bits in SPCR control the shape and rate of SCK. The two SPR bits provide four possi-

ble clock rates when the SPI is in master mode. In slave mode, the SPI will operate at the rate of

the incoming SCK as long as it does not exceed the maximum bit rate. There are also four pos-

sible combinations of SCK phase and polarity with respect to the serial data. CPHA and CPOL

determine which format is used for transmission. The SPI data transfer formats are shown in

Figures 18-4 and and 18-5. To prevent glitches on SCK from disrupting the interface, CPHA,

CPOL, and SPR should be set up before the interface is enabled, and the master device should

be enabled before the slave device(s).

2:1

MUX

2:1

MUX

Serial Master

Serial Slave

LATCH

CLK

LATCH

CLK

LATCH

CLK

LATCH

CLK

Parallel Slave

(Read Buffer)

Parallel Master

(Write Buffer)

Serial Out

Receive

Byte

Serial In

Transmit

Byte

AT89LP4052-20PI 数据表(PDF) 44 Page - ATMEL Corporation

AT89LP4052-20PI 数据表(HTML) 44 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表下载

链接网址

AT89LP4052-20PI 数据表(PDF) 44 Page - ATMEL Corporation

AT89LP4052-20PI 数据表(HTML) 44 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表 下载

链接网址

数据表下载