AS7341 datasheet(33/69 Pages) OSRAM

33 / 69 page

Document Feedback

AS7341

Datasheet

• PUBLIC

DS000504

• v3-00 • 2020-Jun-25

│ 32

10.2.2

ADC Timing Configuration / Integration Time

The integration time in INT

_MODE = “00” and “01” (SPM/SYNS) is set using the ATIME (0x81) and

ASTEP (0xCA, 0xCB) registers. The integration time, in milliseconds, is equal to:

Equation 1: Setting the integration time

�� = (�� + 1) × (�� + 1) × 2.78µ��

The reset value for ASTEP is 999 (2.78ms) and the recommended configuration for these two

registers is ASTEP = 599 and ATIME = 29, which results in an integration time of 50ms. It is not

allowed that both settings

–ATIME and ASTEP – are set to “0”.

The integration time also defines the full-scale ADC value, which is equal to:

Equation 2: ADC full scale value

(1)

�� = (�� + 1) × (�� + 1)

ATIME Register (Address 0x81)

Figure 40:

ATIME Register

Addr: 0x81

ATIME

Bit

Bit Name

Default

Access

Bit Description

7:0

ATIME

0x00

Integration time.

Sets the number of integration steps from 1 to 256.

Value

Integration Time

ASTEP

ASTEP x (n+1)

255

256 x ASTEP

(1)

The maximum ADC count is 65535. Any ATIME/ASTEP field setting resulting in higher ADCfullscale values would

result in a full-scale of 65535.

AS7341 数据表(PDF) 33 Page - OSRAM GmbH

AS7341 数据表(HTML) 33 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

数据表下载