TSL2521 datasheet(40/81 Pages) OSRAM

40 / 81 page

Datasheet, Public

Page 39

[v3-00] 2022-Dec-21

Document Feedback

TSL2521 − Register Overview

CFG6 Register

Figure 46:

CFG6

Note(s):

1. Return to the Register Map (0xA7).

Addr: 0xA7

CFG6

Bit

Field

Reset

Type

Bit Description

7:6

Reserved

MOD_MEASUREMENT_

COMPLETE_STARTUP

0R/W

Activated complete start procedure in for

each measurement sample. This reduces

measurement time per sample by 9

modulator clock cycles.

Reserved

3:2

MOD_MINIMUM_

RESIDUAL_BITS

0R/W

Limits the number of residual bits to a

minimum within this value.

ATTENTION: When this function is used, the

default settings for the gains are not correct

anymore. Thus a residual calibration is

mandatory (use MOD_CALIB_RESIDUAL_

ENABLE_AUTO_CALIB_ON_GAIN_CHANGE

or MOD_CALIB_NTH_ITERATION_RC_

ENABLE to enforce residual calibration)

00b: 0 residual bits at minimum (default,

turned off )

01b: 1 residual bits at minimum

10b: 2 residual bits at minimum

11b: 3 residual bits at minimum

1:0

MOD_MAXIMUM_

RESIDUAL_BITS

0x3

R/W

Limits the number of residual bits to a

maximum within this value.

ATTENTION: When this function is used, the

default settings for the gains are not correct

anymore. Thus a residual calibration is

mandatory (use MOD_CALIB_RESIDUAL_

ENABLE_AUTO_CALIB_ON_GAIN_CHANGE

or MOD_CALIB_NTH_ITERATION_RC_

ENABLE to enforce residual calibration)

00b: 1 residual bits at maximum

01b: 2 residual bits at maximum

10b: 3 residual bits at maximum (default)

11b: 4 residual bits at maximum

TSL2521 数据表(PDF) 40 Page - OSRAM GmbH

TSL2521 数据表(HTML) 40 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载