TSL25413 datasheet(24/39 Pages) OSRAM

24 / 39 page

Datasheet, Public

Page 23

[v2-00] 2023-Mar-10

Document Feedback

TSL2541 − Register Description

CFG3 Register (Address 0xAB)

Figure 34:

CFG3 Register

The SAI bit sets the device operational mode following the

completion of an ALS or proximity cycle. If AINT and AIEN are

both set or if PINT and PIEN are both set, causing an interrupt

on the INT pin, and the SAI bit is set, then the oscillator will

deactivate. The Device will appear as if PON = 0, however, PON

will read as 1. The device can only be reactivated (oscillator

enabled) by clearing the interrupts in the STATUS register.

Addr: 0xAB

CFG3

Bit

Bit Name

Default

Access

Bit Description

INT_READ_CLEAR

If the Interrupt-Clear-by-Read bit is set, then all flag

bits in the STATUS register will be reset whenever

the STATUS register is read over I²C.

6:5

Reserved

Reserved.

4SAI

The Sleep After Interrupt bit is used to place the

device into a low power mode upon an interrupt pin

assertion.

PON

SAI

INT

Oscillator

OFF

3:0

Reserved

1100

Reserved.

TSL25413 数据表(PDF) 24 Page - OSRAM GmbH

TSL25413 数据表(HTML) 24 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

数据表下载