TSL2580CS datasheet(30/53 Pages) OSRAM

30 / 53 page

ams Datasheet

Page 29

[v1-00] 2016-Apr-05

Document Feedback

TSL2580, TSL2581 − Register Set

The upper byte data registers can only be read following a read

to the corresponding lower byte register. When the lower byte

The upper register will read the correct value even if additional

ADC integration cycles end between the reading of the lower

and upper registers.

Note(s): The Read Word protocol can be used to read

byte-paired registers. For example, the DATA0LOW and

DATA0HIGH registers (as well as the DATA1LOW and DATA1HIGH

registers) may be read together to obtain the 16-bit ADC value

in a single transaction

Manual Integration Timer (18h - 19h)

The MANUAL INTEGRATION TIMER registers provide the number

of cycles in 10.9

μs increments that occurred during a manual

start/stop integration period. The timer is expressed as a 16-bit

value across two registers. See Control Register (00h) and

Timing Register (01h) for further instructions in configuring a

manual integration. The maximum time that can be derived

without an overflow is 714.3 ms.

Figure 38:

Manual Integration Timer Registers

TIMER

Address

Bits

Description

TIMERLOW

18h

7:0

Manual Integration Timer lower byte

TIMERHIGH

19h

7:0

Manual Integration Timer upper byte

TSL2580CS 数据表(PDF) 30 Page - OSRAM GmbH

TSL2580CS 数据表(HTML) 30 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

数据表下载