MPC862 datasheet(3/88 Pages) FREESCALE

3 / 88 page

MPC862/857T/857DSL PowerQUICC™ Family Hardware Specifications, Rev. 3

Freescale Semiconductor

Features

•

The MPC862/857T/857DSL provides enhanced ATM functionality over that of the MPC860SAR.

The MPC862/857T/857DSL adds major new features available in “enhanced SAR” (ESAR) mode,

including the following:

— Improved operation, administration and maintenance (OAM) support

— OAM performance monitoring (PM) support

— Multiple APC priority levels available to support a range of traffic pace requirements

— ATM port-to-port switching capability without the need for RAM-based microcode

— Simultaneous MII (10/100Base-T) and UTOPIA (half-duplex) capability

— Optional statistical cell counters per PHY

— UTOPIA level 2 compliant interface with added FIFO buffering to reduce the total cell

transmission time. (The earlier UTOPIA level 1 specification is also supported.)

— Multi-PHY support on the MPC857T

— Four PHY support on the MPC857DSL

— Parameter RAM for both SPI and I2C can be relocated without RAM-based microcode

— Supports full-duplex UTOPIA both master (ATM side) and slave (PHY side) operation using

a “split” bus

— AAL2/VBR functionality is ROM-resident

•

Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)

•

32 address lines

•

Memory controller (eight banks)

— Contains complete dynamic RAM (DRAM) controller

— Each bank can be a chip select or RAS to support a DRAM bank

— Up to 30 wait states programmable per memory bank

— Glueless interface to Page mode/EDO/SDRAM, SRAM, EPROMs, flash EPROMs, and other

memory devices.

— DRAM controller programmable to support most size and speed memory interfaces

— Four CAS lines, four WE lines, one OE line

— Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)

— Variable block sizes (32 Kbyte–256 Mbyte)

— Selectable write protection

— On-chip bus arbitration logic

•

General-purpose timers

— Four 16-bit timers cascadable to be two 32-bit timers

— Gate mode can enable/disable counting

— Interrupt can be masked on reference match and event capture

•

Fast Ethernet controller (FEC)

— Simultaneous MII (10/100Base-T) and UTOPIA operation when using the UTOPIA

multiplexed bus.

MPC862 数据表(PDF) 3 Page - Freescale Semiconductor, Inc

MPC862 数据表(HTML) 3 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表下载