| 数据搜索系统,热门电子元器件搜索 |
|
MPC862 数据表(PDF) 61 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC862 数据表(HTML) 61 Page - Freescale Semiconductor, Inc |
|
61 / 88 page ![]() MPC862/857T/857DSL PowerQUICC™ Family Hardware Specifications, Rev. 3 Freescale Semiconductor 61 CPM Electrical Characteristics Figure 60. Ethernet Collision Timing Diagram Figure 61. Ethernet Receive Timing Diagram 134 TENA inactive delay (from TCLK1 rising edge) 10 50 ns 135 RSTRT active delay (from TCLK1 falling edge) 10 50 ns 136 RSTRT inactive delay (from TCLK1 falling edge) 10 50 ns 137 REJECT width low 1 — CLK 138 CLKO1 low to SDACK asserted 2 —20 ns 139 CLKO1 low to SDACK negated 2 —20 ns 1 The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater or equal to 2/1. 2 SDACK is asserted whenever the SDMA writes the incoming frame DA into memory. Table 22. Ethernet Timing (continued) Num Characteristic All Frequencies Unit Min Max CLSN(CTS1) 120 (Input) RCLK1 121 RxD1 (Input) 121 RENA(CD1) (Input) 125 124 123 127 126 Last Bit |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |