| 数据搜索系统,热门电子元器件搜索 |
|
MPC862 数据表(PDF) 71 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC862 数据表(HTML) 71 Page - Freescale Semiconductor, Inc |
|
71 / 88 page ![]() MPC862/857T/857DSL PowerQUICC™ Family Hardware Specifications, Rev. 3 Freescale Semiconductor 71 FEC Electrical Characteristics Figure 74 shows the MII transmit signal timing diagram. Figure 74. MII Transmit Signal Timing Diagram 13.3 MII Async Inputs Signal Timing (MII_CRS, MII_COL) Table 31 provides information on the MII async inputs signal timing. Figure 75 shows the MII asynchronous inputs signal timing diagram. Figure 75. MII Async Inputs Timing Diagram 13.4 MII Serial Management Channel Timing (MII_MDIO, MII_MDC) Table 32 provides information on the MII serial management channel signal timing. The FEC functions correctly with a maximum MDC frequency in excess of 2.5 MHz. The exact upper bound is under investigation. M7 MII_TX_CLK pulse width high 35% 65% MII_TX_CLK period M8 MII_TX_CLK pulse width low 35% 65% MII_TX_CLK period Table 31. MII Async Inputs Signal Timing Num Characteristic Min Max Unit M9 MII_CRS, MII_COL minimum pulse width 1.5 — MII_TX_CLK period Table 30. MII Transmit Signal Timing (continued) Num Characteristic Min Max Unit M6 MII_TX_CLK (input) MII_TXD[3:0] (outputs) MII_TX_EN MII_TX_ER M5 M7 M8 MII_CRS, MII_COL M9 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |