| 数据搜索系统,热门电子元器件搜索 |
|
ST25R200 数据表(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST25R200 数据表(HTML) 17 Page - STMicroelectronics |
|
17 / 88 page ![]() Writing of data to addressable registers (write mode) The following figures show cases of writing a single byte and writing multiple bytes with auto-incrementing address. After the SPI operation direction bit, the address of the register to be written is provided. Then one or more data bytes are transferred from the SPI, always from the MSB to the LSB. The data byte is written in the register on the falling edge of its last clock. In the event that the communication is terminated by setting BSS high before an 8-bit packet composing one byte is sent, the writing of this register is not performed. In case the register on the defined address does not exist or it is a read only register no write is performed. Figure 9. SPI communication: writing of single byte 0 A6 A5 A4 A3 A2 A1 A0 D5 D4 D3 D2 D1 D0 D7 D6 X X SCLK rising edge Data is transfered from µC SCLK falling edge Data is sampled Data is moved to Address BSS rising edge signals end of WRITE Mode ‘0’ Write BSS SCLK MOSI Figure 10. SPI communication: writing of multiple bytes BSS SCLK MOSI 0 A 5 A 4 A 3 A 2 A 1 A 0 D 5 D 4 D 3 D 2 D 1 D 0 D 7 D 6 X X Data is moved to Address <A6-A0> + n BSS rising edge signals end of WRITE Mode ‘0’ Write D 5 D 4 D 3 D 2 D 1 D 0 D 7 D 6 D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 D 7 D 6 D 1 D 0 Data is moved to Address <A6-A0> + (n-1) Data is moved to Address <A6-A0> + 1 Data is moved to Address <A6-A0> A 6 Reading of data from addressable registers (read mode) After the SPI operation direction bit, the address of the register to be read has to be provided from the MSB to the LSB. Then one or more data bytes are transferred to the MISO output, always from the MSB to the LSB. Analogous to the write mode, also the read mode supports auto-incrementing address. MOSI is sampled at the falling edge of SCLK (like shown in the following diagrams), data to be read from the device internal register is driven to the MISO pin on the rising edge of SCLK and is sampled by the master at the falling edge of SCLK. In case the register on the defined address does not exist, all 0 data is sent to MISO. ST25R200 Application information DS13658 - Rev 2 page 17/88 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |