数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STW5094AD 数据表(PDF) 34 Page - STMicroelectronics

部件名 STW5094AD
功能描述  18-bit Low Power Asynchronous Stereo Audio DAC with Integrated Power Amplifiers and Voice Codec
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STW5094AD 数据表(HTML) 34 Page - STMicroelectronics

Back Button STW5094AD Datasheet HTML 30Page - STMicroelectronics STW5094AD Datasheet HTML 31Page - STMicroelectronics STW5094AD Datasheet HTML 32Page - STMicroelectronics STW5094AD Datasheet HTML 33Page - STMicroelectronics STW5094AD Datasheet HTML 34Page - STMicroelectronics STW5094AD Datasheet HTML 35Page - STMicroelectronics STW5094AD Datasheet HTML 36Page - STMicroelectronics STW5094AD Datasheet HTML 37Page - STMicroelectronics STW5094AD Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 51 page
background image
STw5094A
34/51
MCLK and AUXCLK timing
Audio interface signals timing
PCM interface timing
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
fMCLK
Frequency of MCLK, AUXCLK
Frequency is programmable with
bits F in CR0
512
1.536
2.048
2.560
kHz
MHz
MHz
MHz
tWMH
Period of MCLK, AUXCLK high
Measured from VIH to VIH
150
ns
tWML
Period of MCLK, AUXCLK low
Measured from VIL to VIL
150
ns
tRM
Rise Time of MCLK, AUXCLK
Measured from VIL to VIH
30
ns
tFM
Fall Time of MCLK, AUXCLK
Measured from VIH to VIL
30
ns
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
tPLRCK
Period of LRCK
20
127
µs
DCLRCK Duty Cycle of LRCK in I
2S mode
Slave
40
60
%
tD1SCK
Delay of the 1st SCK edge from
LRCK edges in I2S mode Slave
-10
600
ns
tD2SCK
Delay of the last SCK edge to next
LRCK edges in I2S mode Slave
20
ns
tPSCK1
Period of SCK in I2S mode Slave
50
ns
tPSCK2
Period of SCK in DSP mode Slave
LRCK frequency > 30kHz
LRCK frequency < 30kHz
100
200
ns
ns
tHSCK
Period of SCK high
Measured from VIH to VIH
20
ns
tLSCK
Period of SCK low
Measured from VIL to VIL
20
ns
tSSDI
Setup time SDI to SCK active
edge
10
ns
tHSDI
Hold time SDI from SCK active
edge
10
ns
tDLR
Delay of LRCK edges from SCK
edge in Master mode
10
ns
tD3SCK
Delay of the 1st SCK edge from
LRCK falling edge in SPI mode
-10
ns
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
tHMF
Hold Time MCLK low to FS low
0
ns
tSFM
Setup Time, FS high to MCLK low
30
ns
tDMD
Delay Time, MCLK high to data
valid
Load = 20pF
100
ns
tDMZ
Delay Time, MCLK low to
DX disabled
10
100
ns
tDFD
Delay Time, FS high to data valid
Load = 20pF; Applies only if FS
rises later than MCLK rising edge
in Non Delayed Mode only
100
ns
tSDM
Setup Time, DR valid to MCLK
receive edge
20
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com