| 数据搜索系统,热门电子元器件搜索 |
|
CS4341 数据表(PDF) 11 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS4341 数据表(HTML) 11 Page - Cirrus Logic |
|
11 / 34 page ![]() CS4341 DS298F5 11 SWITCHING CHARACTERISTICS - INTERNAL SERIAL CLOCK Notes: 6. The Duty Cycle must be 50% +/− 1/2 MCLK Period. 7. See section 4.2.1 for derived internal frequencies. Parameters Symbol Min Typ Max Units MCLK Frequency 1.024 - 51.2 MHz MCLK Duty Cycle 45 - 55 % Input Sample Rate Single-Speed Mode Double-Speed Mode Fs Fs 4 50 - - 50 100 kHz kHz LRCK Duty Cycle (Note 6) % SCLK Period (Note 7) tsclkw -- s SCLK rising to LRCK edge tsclkr -- s SDATA valid to SCLK rising setup time tsdlrs -- ns SCLK rising to SDATA hold time MCLK / LRCK = 512, 256 or 128 tsdh -- ns SCLK rising to SDATA hold time MCLK / LRCK = 384 or 192 tsdh -- ns 1 SCLK ---------------- t sclkw 2 -------------- 1 512 ()Fs ----------------------10 + 1 512 ()Fs ----------------------15 + 1 384 ()Fs ----------------------15 + SDATA *INTERNAL SCLK LRCK sclkw t sdlrs t sdh t sclkr t Figure 12. Internal Serial Mode Input Timing *The SCLK pulses shown are internal to the CS4341. SDATA LRCK MCLK *INTERNAL SCLK 1 N 2 N Figure 13. Internal Serial Clock Generation * The SCLK pulses shown are internal to the CS4341. N equals MCLK divided by SCLK |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |