数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS4341 数据表(PDF) 17 Page - Cirrus Logic

部件名 CS4341
功能描述  24-Bit, 96 kHz Stereo DAC with Volume Control
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS4341 数据表(HTML) 17 Page - Cirrus Logic

Back Button CS4341_05 Datasheet HTML 13Page - Cirrus Logic CS4341_05 Datasheet HTML 14Page - Cirrus Logic CS4341_05 Datasheet HTML 15Page - Cirrus Logic CS4341_05 Datasheet HTML 16Page - Cirrus Logic CS4341_05 Datasheet HTML 17Page - Cirrus Logic CS4341_05 Datasheet HTML 18Page - Cirrus Logic CS4341_05 Datasheet HTML 19Page - Cirrus Logic CS4341_05 Datasheet HTML 20Page - Cirrus Logic CS4341_05 Datasheet HTML 21Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 34 page
background image
CS4341
DS298F5
17
4.
APPLICATIONS
4.1
Sample Rate Range/Operational Mode
The device operates in one of two operational modes determined by the Master Clock to Left/Right Clock
ratio (see section 4.2). Sample rates outside the specified range for each mode are not supported.
4.2
System Clocking
The device requires external generation of the master (MCLK) and left/right (LRCK) clocks. The device
also requires external generation of the serial clock (SCLK) if the internal serial clock is not used. The
LRCK, defined also as the input sample rate Fs, must be synchronously derived from MCLK according to
specified ratios. The specified ratios of MCLK to LRCK, along with several standard audio sample rates
and the required MCLK frequency, are illustrated in Tables 2 and 3.
*Requires MCLKDIV bit = 1 in the MCLK Control (address 00h) register.
4.2.1
Internal Serial Clock Mode
The device will enter the Internal Serial Clock Mode if no low to high transitions are detected on
the SCLK pin for 2 consecutive periods of LRCK. In this mode, the SCLK is internally derived and
synchronous with MCLK and LRCK. The SCLK/LRCK ratio is either 32, 48, or 64 depending upon
the MCLK/LRCK ratio and the Digital Interface Format selection (see Table 4).
Operation in the Internal Serial Clock mode is identical to operation with an external SCLK syn-
chronized with LRCK; however, External SCLK mode is recommended for system clocking appli-
cations.
Input Sample Rate (Fs)
MODE
4 kHz - 50 kHz
Single-Speed Mode
50 kHz - 100 kHz
Double-Speed Mode
Table 1. CS4341 Speed Modes
Sample Rate
(kHz)
MCLK (MHz)
256x
384x
512x
768x*
1024x*
32
8.1920
12.2880
16.3840
24.5760
32.768
44.1
11.2896
16.9344
22.5792
33.8688
45.1584
48
12.2880
18.4320
24.5760
36.8640
49.1520
Table 2. Single-Speed Mode Standard Frequencies
Sample Rate
(kHz)
MCLK (MHz)
128x
192x
256x*
384x*
64
8.1920
12.2880
16.3840
24.5760
88.2
11.2896
16.9344
22.5792
33.8688
96
12.2880
18.4320
24.5760
36.8640
Table 3. Double-Speed Mode Standard Frequencies



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com