数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETE2101 数据表(PDF) 11 Page - Texas Instruments

部件名 TNETE2101
功能描述  10BASE-T/100BASE-TX/100BASE-FX LOW-POWER PHYSICAL-LAYER INTERFACE
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TNETE2101 数据表(HTML) 11 Page - Texas Instruments

Back Button TNETE2101 Datasheet HTML 7Page - Texas Instruments TNETE2101 Datasheet HTML 8Page - Texas Instruments TNETE2101 Datasheet HTML 9Page - Texas Instruments TNETE2101 Datasheet HTML 10Page - Texas Instruments TNETE2101 Datasheet HTML 11Page - Texas Instruments TNETE2101 Datasheet HTML 12Page - Texas Instruments TNETE2101 Datasheet HTML 13Page - Texas Instruments TNETE2101 Datasheet HTML 14Page - Texas Instruments TNETE2101 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 39 page
background image
TNETE2101
10BASE-T/100BASE-TX/100BASE-FX
LOW-POWER PHYSICAL-LAYER INTERFACE
SPWS032D – JANUARY 1997 – REVISED MARCH 1999
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
link-integrity test and reverse-polarity and correction
When autonegotiation is disabled and the TNETE2101 is configured for 10BASE-T only, the transmitter sends
a normal link pulse through the data-out (DO) circuit every 16 ms.
The receiver looks for valid link pulses on the input pair. If a link pulse is not received within a given time interval,
the device enters a link-fail state. In this state, link pulses continue to be generated, and the receiver
continuously looks for the link pulse pattern. The device remains in this state until a valid receive packet or
multiple legal-link test pulses are received.
Link pulses of the opposite polarity (received and qualified in the same manner as normal link pulses) are an
indication that the receive-pair connections are reversed and that an automatic internal reconfiguration has
occurred to correct this problem. Reverse-polarity correction is not required in 100BASE-TX mode, where the
data is MLT-3-encoded.
autonegotiation
The TNETE2101 fully supports IEEE Std 802.3 autonegotiation, including next-page transfer. When enabled,
this feature allows the TNETE2101 to negotiate with any other autonegotiation-capable PHYs on its link
segment to establish their highest common protocol. Until a PHY has completed its negotiation, it cannot assert
LINK.
More information on the link partner abilities can be obtained by reading the TNETE2101 registers.
loopback test mode
By asserting the CLOOPBK terminal on the device or by setting the LOOPBK bit in the GEN_ctl register, the
transmit circuit of the PHY is looped back to the corresponding receive circuit located closest to the twisted-pair
I/O terminals.
In 10BASE-T mode and loopback mode, all receive activities (other than link test pulses) are ignored. However,
squelch information is still processed, allowing the link status to be maintained under momentary loopback
self-test.
LED status indication
The TNETE2101 has four terminals that drive LEDs, indicating activity, duplex/collision, link, and speed. The
circuitry contains an open-drain N-channel MOS (NMOS) device for the LED driver, and the LEDs should be
connected to digital 3.3 V through a current-limiting resistor. The value of the resistor depends on the LED type.
In 10BASE-T mode, the link LED illuminates when the PHY has established a valid link. In 100BASE-TX mode,
the link LED indicates that the descrambler has locked onto the data and the TNETE2101 is in a state to transmit
and receive data. The link LED flashes during the autonegotiation process to indicate link activity to the user,
since autonegotiation can take several seconds. During loopback test, the LED is not illuminated.
The activity LED illuminates when the PHY is transmitting or receiving data; it remains illuminated for a minimum
of 20 ms for each activity. Its operation is the same in both speed modes. The activity LED illuminates on any
attempt to transmit data, including those made in loopback mode and in link-fail state.
The duplex/collision LED illuminates continuously when the PHY is in full-duplex mode and for a minimum of
20 ms when collisions occur in half-duplex mode. If continuous or frequent collisions occur, it flashes at 10 Hz.
test access port (TAP)
To be compliant with IEEE Std 1149.1 and for boundary-scan testing, the TAP includes five terminals that are
used to interface serially with the device and the board on which it is installed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com