 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADL5961ACCZ-R2 数据表(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADL5961ACCZ-R2 数据表(HTML) 4 Page - Analog Devices |
|
|
4 / 34 page  Data Sheet ADL5961 SPECIFICATIONS analog.com Rev. 0 | 4 of 34 Table 1. Specifications (Continued) Parameter Test Conditions/Comments Min Typ Max Unit Noise Figure FGAIN = RGAIN = 60 (decimal) fRF = 1 GHz 48.2 dB fRF = 10 GHz 48.1 dB fRF = 15 GHz 47.7 dB fRF = 18 GHz 49.5 dB fRF = 26.5 GHz 51.7 dB LO INTERFACE LOP, LOM Input Frequency Range BYPASS = 1 0.01 to 26.6 GHz BYPASS = 0, LOMODE = 0 (divide by 2) 0.01 to 2.4 GHz BYPASS = 0, LOMODE = 1 (1×) 0.01 to 26.6 GHz BYPASS = 0, LOMODE = 2 (2×) 2 to 8 GHz BYPASS= 0, LOMODE = 3 (4×) 4 to 8 GHz Return Loss Characteristic impedance (ZO) = 100 Ω differential >10 dB Input Power −6 0 +6 dBm LO to RF Leakage BYPASS = 1, fLO −77.3 dBm BYPASS = 0, LOMODE = 0 (divide by 2), fLO/2 −83.4 dBm BYPASS = 0, LOMODE = 0 (divide by 2), fLO −72.1 dBm BYPASS = 0, LOMODE = 1 (1×), fLO −80.4 dBm BYPASS = 0, LOMODE = 2 (2×), fLO −86.4 dBm BYPASS = 0, LOMODE = 2 (2×), 2fLO −81.7 dBm BYPASS = 0, LOMODE = 3 (4×), fLO −93.4 dBm BYPASS = 0, LOMODE = 3 (4×), 2fLO −102 dBm BYPASS = 0, LOMODE = 3 (4×), 4fLO −92.1 dBm LO to IF Leakage fRF = 50 MHz, differential 13.6 dBV OFFSET FREQUENCY (OF) INTERFACE OFP, OFM Input Frequency Range 0.1 to 400 MHz OF Induced Spurious Tone at fIF4 OFMODE = 2 (divide by 4), 3fIF = 1.5 MHz −3.2 dBc 5fIF = 2.5 MHz −6.2 dBc 7fIF = 3.5 MHz −8.7 dBc Input Impedance Differential 10||0.5 kΩ||pF Voltage Swing Differential 0.125 0.5 2.0 V p-p IF OUTPUT INTERFACE IFFP/IFFM and IFRP/IFRM Output Frequency Range 0.1 to 100 MHz Maximum Peak-to-Peak Voltage Differential 8 V p-p Short-Circuit Output Current Single-ended, sourcing, output voltage = 0 V 200 mA Output Noise Spectral Density f = fIF = 500 kHz, FGAIN = RGAIN = 60 (decimal), differential 207 μV/√Hz VCM INTERFACE VCM Input Voltage Range 1.0 4.0 V Output VCM Error IF output common-mode voltage (VCM) −100 0 +100 mV Input Impedance 10k || 4p Ω || F ENABLE INTERFACE EN Logic Low Input Voltage 0.8 V Logic High Input Voltage 2.0 V Current into Pin 20 µA SPI AND SYNC INTERFACE CS, SCK, SDIO, SYNC Logic Low Input Voltage 0.3 × OVDD V Logic High Input Voltage 0.7 × OVDD V Input Voltage Hysteresis 209 mV |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
