数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PPC440SP-RNC533C 数据表(PDF) 5 Page - Applied Micro Circuits Corporation

部件名 PPC440SP-RNC533C
功能描述  PowerPC 440SP Embedded Processor
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMCC [Applied Micro Circuits Corporation]
网页  http://www.amcc.com
标志 AMCC - Applied Micro Circuits Corporation

PPC440SP-RNC533C 数据表(HTML) 5 Page - Applied Micro Circuits Corporation

  PPC440SP-RNC533C Datasheet HTML 1Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 2Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 3Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 4Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 5Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 6Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 7Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 8Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 9Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 85 page
background image
PowerPC 440SP Embedded Processor
Revision 1.23 - Sept 26, 2006
AMCC Proprietary
5
Data Sheet
PPC440SP Functional Block Diagram
Figure 2. PPC440SP Functional Block Diagram
The PPC440SP is a System on a chip, which uses IBM® CoreConnect Bus™ Architecture.
Implemented with the Crossbar option, the IBM CoreConnect buses provide:
• 128-bit Data, 64-bit Address PLB interfaces up to 166.66MHz, 2.6GB/s on both the Read and Write data
paths (10.6GB/sec total)
• 32-bit OPB interfaces up to 83.33MHz, 333MB/s
Address Maps
The PPC440SP incorporates two address maps. The first is a fixed processor system memory address map. This
address map defines the possible contents of various processor accessible address regions. The second address
map identifies the system Device Configuration Registers (DCRs). DCRs are accessed by software running on the
PPC440SP processor through the use of mtdcr and mfdcr instructions.
UART2
UART1
IIC1
Processor Core
DCR Bus
32KB
On-chip Peripheral Bus (OPB)
GPIO
Accelerator
Bridge
DDR2 SDRAM
External
Bus Controller
Controller
Clock,
Control,
Reset
Power
Mgmt
JTAG
Timers
MMU
Unit
OPB
Interrupt
Controller
Universal
I-Cache
32KB
D-Cache
XOR/DMA
PPC440
DDR PCI-X
MAL
Ethernet
DCRs
GPT
L2 Cache/SRAM
10/100/
Low Latency (LL) Segment
High Bandwidth (HB) Segment
Controller
Processor Local Bus (PLB)
Trace
Arbiter
PLB
I2O/DMA
Host
Local
64 bits
64 bits
Local
32 bits
Memory
PCI0
PCI1
PCI2
1000
MII,
GMII
(EBC)
(DMA0 and
DMA1)
(DMA2)
Queue
IIC0
UART0
(EMAC)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com