数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PPC440SP-RNC533C 数据表(PDF) 79 Page - Applied Micro Circuits Corporation

部件名 PPC440SP-RNC533C
功能描述  PowerPC 440SP Embedded Processor
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMCC [Applied Micro Circuits Corporation]
网页  http://www.amcc.com
标志 AMCC - Applied Micro Circuits Corporation

PPC440SP-RNC533C 数据表(HTML) 79 Page - Applied Micro Circuits Corporation

Back Button PPC440SP-RNC533C Datasheet HTML 75Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 76Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 77Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 78Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 79Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 80Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 81Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 82Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 83Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 85 page
background image
PowerPC 440SP Embedded Processor
Revision 1.23 - Sept 26, 2006
AMCC Proprietary
79
Data Sheet
DDR SDRAM Clock to Write DQS Timing—TDS
Note 1: All of the DQS signals are referenced to MemClkOut.
Note 2: Clock speed is 333 MHz.
Note 3: The TDS values in the table include 1.5
× 3ns cycle at 333 MHz (3 ns × 1.5 = 4.5 ns).
Note 4: To obtain adjusted values for lower clock frequencies, subtract 4 ns from the values in the following table
and add
× 1.5 of the cycle time for the lower clock frequency (T
DS - 4.5 + 1.5 TCYC).
DDR SDRAM Write Data to DQS Timing—TSD and THD
Note 1: TSD and THD are measured under worst-case conditions.
Note 2: Clock speed for the values in the following table is 333 MHz.
Table 18. DDR SDRAM Clock to Write DQS Timing—TDS
Signal Name
TDS (ns)
Minimum
Maximum
DQS0
4.76
5.07
DQS1
4.78
5.09
DQS2
4.78
5.10
DQS3
4.76
5.07
DQS4
4.79
5.11
DQS5
4.80
5.13
DQS6
4.81
5.11
DQS7
4.79
5.11
DQS8
4.77
5.07
Table 19. DDR SDRAM Write Data to DQS Timing—TSD and THD
Signal Name
Reference Signal
TSD (ns)
THD (ns)
MemData00:07, DM0
DQS0
0.58
0.64
MemData08:15, DM1
DQS1
0.62
0.55
MemData16:23, DM2
DQS2
0.62
0.60
MemData24:31, DM3
DQS3
0.63
0.57
MemData32:39, DM4
DQS4
0.68
0.54
MemData40:47, DM5
DQS5
0.67
0.52
MemData48:55, DM6
DQS6
0.62
0.61
MemData56:63, DM7
DQS7
0.65
0.55
ECC0:7, DM8
DQS8
0.63
0.61



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com