数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

PPC440SP-RNC533C 数据表(PDF) 74 Page - Applied Micro Circuits Corporation

部件名 PPC440SP-RNC533C
功能描述  PowerPC 440SP Embedded Processor
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMCC [Applied Micro Circuits Corporation]
网页  http://www.amcc.com
标志 AMCC - Applied Micro Circuits Corporation

PPC440SP-RNC533C 数据表(HTML) 74 Page - Applied Micro Circuits Corporation

Back Button PPC440SP-RNC533C Datasheet HTML 70Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 71Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 72Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 73Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 74Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 75Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 76Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 77Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 78Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 85 page
background image
PowerPC 440SP Embedded Processor
74
AMCC Proprietary
Revision 1.23 - Sept 26, 2006
Data Sheet
System Interface
Halt
n/a
n/a
n/a
n/a
async
GPIO00:31
19.1
8.7
async
SysClk
n/a
n/a
n/a
n/a
n/a
SysErr
n/a
n/a
19.1
8.7
async
SysPartSel
n/a
n/a
n/a
n/a
async
SysReset
n/a
n/a
async
HISRRst
19.1
8.7
async
TestEn
n/a
n/a
n/a
n/a
async
TmrClk
n/a
n/a
n/a
n/a
n/a
Trace Interface
TrcClk
n/a
n/a
19.1
8.7
TrcBS0:2
19.1
8.7
TrcES0:4
19.1
8.7
TrcTS0:6
19.1
8.7
Table 14. I/O Specifications—All Speeds
(Sheet 3 of 3)
Notes:
1. Ethernet interface meets timing requirements as defined by IEEE 802.3 standard.
2. PCI-X timings are for asynchronous operation up to 133.33MHz. PCI-X input setup time requirement is 1.2ns for 133.33MHz
and 1.7ns for 66.66MHz. PCI timings (in parentheses) are for asynchronous operation up to 66.66MHz. PCI output hold time
requirement is 1ns for 66.66MHz and 2ns for 33.33MHz.
3. These are DDR signals that can change on both the positive and negative clock transitions.
Signal
Input (ns)
Output (ns)
Output Current (mA)
Clock
Notes
Setup Time
(TIS min)
Hold Time
(TIH min)
Valid Delay
(TOV max)
Hold Time
(TOH min)
I/O H
(minimum)
I/O L
(minimum)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com