PPC440SP-RNC533C datasheet(56/85 Pages) AMCC

56 / 85 page

PowerPC 440SP Embedded Processor

AMCC Proprietary

Revision 1.23 - Sept 26, 2006

Data Sheet

Table 6. Signal Functional Description (Sheet 1 of 7)

Notes:

1. Receiver input has hysteresis

2. Must pull up (recommended value is 3k

Ω to 3.3V)

3. Must pull down (recommended value is 1k

Ω)

4. If not used, must pull up (recommended value is 3k

Ω to 3.3V)

5. If not used, must pull down (recommended value is 1k

Ω)

6. Strapping input during reset; pull-up or pull-down required

Signal Name

Description

I/O

Type

Notes

PCI-X0:2 Interfaces

PCIX0:1Ack64/PCIX0:1ECC1

Ack64 or ECC1.

Normally used as Ack64 indicating that the target can

transfer data using 64 bits.

Used as ECC1 for PCI-X mode 2.

I/O

3.3V PCI or

1.5V PCI for mode 2

PCIX0:1AD63:00

PCIX2AD31:00

Address/Data bus (bidirectional) for PCI-X0 and PCI-X1.

Address/Data bus (bidirectional) for PCI-X 2.

I/O

3.3V PCI or

1.5V PCI for mode 2

PCIX0:1BE7:0

PCIX2BE3:0

PCI-X Byte Enables for PCI-X0 and PCI-X1

PCI-X Byte Enables for PCI-X2

I/O

3.3V PCI or

1.5V PCI for mode 2

PCIX0:1CalG0:1

PCIX2CalG0

External calibration resistor pads (G) for PCI-X0:2 (one

pad for each 32-bit bus group).

Ina

PCIX0:1CalR0:1

PCIX2CalR0

External calibration resistor pads (R) for PCIX0:2 (one

pad for each 32-bit bus group).

Ina

PCIX0:2Cap

Capable of PCI-X operation.

This analog input is sampled to configure PCI and

determine the state of the PCIX0:2VC output signal:

0.00VDD (0.0V) = Conventional PCI & PCIX0:2VC = 0

0.49VDD (1.6V) = PCI-X DDR 266 Mode 2 &

PCIX0:2VC = 1

0.75VDD (2.5V) = PCI-X 66 & PCIX0:2VC = 0

1.00VDD (3.3V) = PCI-X 133 & PCIX0:2VC = 0

Ina

PCIX0:2Clk

Provides timing to the PCI interface for PCI transactions.

Note:If the PCI-X interface is not being used, drive this

pin with a 3.3V clock signal at a frequency

between 1 and 66MHz

3.3V PCI

PCIX0:2DevSel

Indicates the driving device has decoded its address as

the target of the current access.

I/O

3.3V PCI

PCIX0:2ECC5:2

PCIX2ECC1

PCIX2ECC6

ECC check bits 5–2. All ECC bits are valid only for PCIX

DDR mode 2.

Note:See PCIX0:2Par for ECC0.

See PCIX0:1Ack64 for ECC1.

See PCIX0:1Req64 for ECC6.

See PCIX0:1Par64 for ECC7.

I/O

3.3V PCI or

1.5V PCI for mode 2

PCIX0:2Frame

Driven by the current master to indicate beginning and

duration of an access.

I/O

3.3V PCI

PCIX0:2Gnt0:1

PCIX0:1Gnt2:3

Indicates that the specified agent is granted access to

the bus. When using an external PCI/PCI-X arbiter,

connect the external arbiter's Grant line to this signal.

I/O

3.3V PCI

PCIX0:2IDSel

Used as a chip select during configuration read and

write transactions.

3.3V PCI

PCIX0:2INTA

Level sensitive PCI interrupt.

3.3V PCI

PCIX0:2IRDY

Indicates initiating agent’s ability to complete the current

data phase of the transaction.

I/O

3.3V PCI

PPC440SP-RNC533C 数据表(PDF) 56 Page - Applied Micro Circuits Corporation

PPC440SP-RNC533C 数据表(HTML) 56 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

数据表下载

链接网址

PPC440SP-RNC533C 数据表(PDF) 56 Page - Applied Micro Circuits Corporation

PPC440SP-RNC533C 数据表(HTML) 56 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

数据表 下载

链接网址

数据表下载