数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PPC440SP-RNC533C 数据表(PDF) 80 Page - Applied Micro Circuits Corporation

部件名 PPC440SP-RNC533C
功能描述  PowerPC 440SP Embedded Processor
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMCC [Applied Micro Circuits Corporation]
网页  http://www.amcc.com
标志 AMCC - Applied Micro Circuits Corporation

PPC440SP-RNC533C 数据表(HTML) 80 Page - Applied Micro Circuits Corporation

Back Button PPC440SP-RNC533C Datasheet HTML 76Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 77Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 78Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 79Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 80Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 81Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 82Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 83Page - Applied Micro Circuits Corporation PPC440SP-RNC533C Datasheet HTML 84Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 85 page
background image
PowerPC 440SP Embedded Processor
80
AMCC Proprietary
Revision 1.23 - Sept 26, 2006
Data Sheet
DDR SDRAM Read Operation
The read of the incoming data from the SDRAM is done on the rising and falling edges of the differential DQS
signal. The data must be centered on these edges for correct operation.
The PPC440SP can delay in very small increments the DQS by means of the programming of the
MCIF0_RODC[RQFD] register field.
DDR SDRAM MemClkOut0 and Read Clock Delay
To accommodate timing variations introduced by the system designs using this chip, the three-stage data path
shown in Figure 9, below, is used to eliminate metastability and allow data sampling to be adjusted for minimum
latency. The data is stored in the eight Flip Flops of Stage 1, so that it can be transferred later, within an 8X period.
Figure 9. DDR SDRAM Read Data Path.
PLB bus
DQ
MCIF0_RQDC[RQFD]
Programmed
Delay
Package
Mux
Read DQS
C
D
FF: Flip-Flop
Q2
DQS
(Diff)
DDR 1X Clock
Mux
Data
(x64)
(x64)
Read FIFO
PLB 1X Clock
Stage 2
Stage 1
Stage 3
FF
PLB bus
[0:63]
[64:127]
DQS Rising
DQS Falling
Q3
0
6
4
2
(x64)
Coarse Delay
Cycles
Driver
Rec
MemDCFdbkD
MemDCFdbkR
Ext FeedBack
Read Start
Feedback
Data Capture
Window
DDR 1X Clock
MCIF0_RDCC[RDSS]
MCIF0_RFDC[RFFD]
MCIF0_RFDC[RFOS]
Stage 2 Store
Oversampling
DQS aligned
CAS Lat Delay
FeedBack
Signal Gen
Fine Delay
T1 T2 T3 T4
Fine Delay
FF
FF
7
5
3
1
1
0
7
Edge Sync
Edge Sync
Upper
Lower
Signals
pins
FF
Q2_Ovs
FF
FBK signal
Delay
+1
Compare
DDR 1X Clock
Oversampling
Clock
Read Latency adjust circuit
C
D
FF
FF
adjust



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com