| 数据搜索系统,热门电子元器件搜索 |
|
ADP1829ACPZ-R7 数据表(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP1829ACPZ-R7 数据表(HTML) 6 Page - Analog Devices |
|
6 / 32 page ![]() ADP1829 Rev. 0 | Page 6 of 32 FUNCTIONAL BLOCK DIAGRAM IN UVLO LOGIC SYNC FREQ LINEAR REG REF PV LDOSD VREG VREG Q S R PWM PV GND + – + – + – + – + – + – + – + – VREG THERMAL SHUTDOWN 0.75V 0.55V 0.6V 0.8V ILIM2 CK1 FAULT2 FAULT1 50µA Q Q S R PWM Q ILIM1 CK1 RAMP1 CK2 RAMP2 OSCILLATOR PHASE 1 = 0° PHASE 2 = 180° BST1 DH1 SW1 DL1 PGND1 CSL1 POK1 BST2 DH2 SW2 DL2 PGND2 CSL2 POK2 VREG EN1 EN2 COMP1 FB1 TRK1 SS1 COMP2 FB2 TRK2 UV2 SS2 0.6V 0.8V FAULT1 0.6V 0.8V FAULT2 RAMP1 0.75V 0.55V RAMP2 0.75V 0.55V VREG ILIM2 50µA CK2 ADP1829 BOTTOM PADDLE OF LFCSP Figure 2. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |