KSZ9567R_V01 datasheet(216/233 Pages) MICROCHIP

216 / 233 page

KSZ9567R

DS00002329E-page 216

 2022 Microchip Technology Inc. and its subsidiaries

6.4.8

POWER-UP AND RESET TIMING

Figure 6-13 illustrates the power-up and reset timing requirements.

FIGURE 6-13:

POWER-UP AND RESET TIMING

TABLE 6-12:

POWER-UP AND RESET TIMING VALUES

Symbol

Description

Min

Typ

Max

Units

tvr

Supply voltage rise time (must be monotonic)

200

s

tsr

Stable supply voltages to de-assertion of reset

tcs

Configuration strap input setup time

tch

Configuration strap input hold time

trc

De-assertion of reset to configuration strap pin output

tpc

Supply voltages cycle off-to-on time

150

trw

Reset pulse width after power-up (warm-reset)

s

Note 1: The recommended powering sequence is to bring up all voltages at the same time. If this cannot be done,

RESET_N should be held low until all supplies are stable, then brought high.

Note 2: After the de-assertion of reset, it is recommended to wait a minimum of 100

s before starting to program

the device through any interface.

Note 3: The power supplies may be powered down in any sequence.

Before the next power-up cycle, all supply voltages to the device should reach less than 0.4V and there

should be a minimum wait time of 150ms from power-off to power-on.

tsr

tcs

tch

trc

SUPPLY

VOLTAGES

RESET_N

CONFIGURATION

STRAP INPUT

CONFIGURATION

STRAP OUTPUT

CORE (AVDDL, DVDDL)

TRANSCEIVER (AVDDH), DIGITAL I/Os (VDDIO)

tvr

tpc

NOTE

KSZ9567R 数据表(PDF) 216 Page - Microchip Technology

KSZ9567R 数据表(HTML) 216 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载