数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

KSZ9567R 数据表(PDF) 205 Page - Microchip Technology

部件名 KSZ9567R
功能描述  7-Port Gigabit Ethernet Switch with Audio Video Bridging and Two RGMII/MII/RMII Interfaces
PDF  233 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

KSZ9567R 数据表(HTML) 205 Page - Microchip Technology

Back Button KSZ9567R Datasheet HTML 201Page - Microchip Technology KSZ9567R Datasheet HTML 202Page - Microchip Technology KSZ9567R Datasheet HTML 203Page - Microchip Technology KSZ9567R Datasheet HTML 204Page - Microchip Technology KSZ9567R Datasheet HTML 205Page - Microchip Technology KSZ9567R Datasheet HTML 206Page - Microchip Technology KSZ9567R Datasheet HTML 207Page - Microchip Technology KSZ9567R Datasheet HTML 208Page - Microchip Technology KSZ9567R Datasheet HTML 209Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 205 / 233 page
background image
 2022 Microchip Technology Inc. and its subsidiaries
DS00002329E-page 205
KSZ9567R
6.4
Timing Specifications
This section details the various timing specifications of the device.
6.4.1
RGMII TIMING
Figure 6-1 illustrates the RGMII timing requirements.
Note 6-5
For cases where there is no (or insufficient) skew between the input data and input clock, it is
possible to add internal delay to the TX_CLK pinout by setting the RGMII Ingress Internal Delay bit
in the XMII Port Control 1 Register register. This feature reduces the setup time requirement and
increases the hold time requirement nominally by 1.3ns.
Note 6-6
The RGMII interface adheres to the RGMII Specification Version 2.0, which specified that the driving
device delay the output clock relative to the output data. This is the TSKEW parameter. This skew can
be disabled by clearing the RGMII Egress Internal Delay bit in the XMII Port Control 1 Register
register. Generally this is not recommended.
Note:
The I2C interface timing adheres to the NXP I2C-Bus Specification (UM10204, Rev. 6) (high-speed mode
and slower). Refer to the I2C-Bus Specification for additional information.
FIGURE 6-1:
RGMII TIMING
TABLE 6-2:
RGMII TIMING VALUES
Symbol
Description
Min
Typ
Max
Units
TSETUP
Port 6 Data to clock input setup (Note 6-5)2.2
ns
Port 7 Data to clock input setup (Note 6-5)1.3
ns
THOLD
Port 6 Data to clock input hold (Note 6-5)0
ns
Port 7 Data to clock input hold (Note 6-5)0.7
ns
TSKEW
Data to clock output skew (Note 6-6)1.1
2.0
ns
TCYC
Clock cycle duration (Note 6-7)
7.288.8
ns
Duty_G
1000Mbps duty cycle
45
50
55
%
Duty_T
10/100Mbps duty cycle
40
50
60
%
Tr / Tf
Rise / Fall time (20-80%)
Note 6-8
ns
TX_CLK
TX_CTL
TXD[3:0]
TCYC
TSETUP
THOLD
TSETUP
THOLD
RX_CTL
RXD[3:0]
RX_CLK
TSKEW
TCYC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com