CC1070-RTY1 datasheet(30/57 Pages) TI2

30 / 57 page

CC1070

SWRS043A

Page 30 of 54

14.2 VCO and PLL Self-Calibration

compensate

for

supply

voltage,

temperature and process variations, the

VCO and PLL must be calibrated. The

calibration is performed automatically and

sets the maximum VCO tuning range and

optimum charge pump current for PLL

stability. After setting up the device at the

operating frequency, the self-calibration

can

initiated

setting

the

CAL_START bit in the CALIBRATE

internally in the chip, and is valid as long

as power is not turned off. If large supply

voltage drops (typically more than 0.25 V)

or temperature variations (typically more

than 40

oC) occur after calibration, a new

calibration should be performed.

The nominal VCO control voltage is set by

the

CAL_ITERATE[2:0]

bits

the

CALIBRATE register.

The CAL_COMPLETE bit in the STATUS

finished.

The

calibration

wait

time

(CAL_WAIT) is programmable and is

proportional to the internal PLL reference

frequency. The highest possible reference

frequency should be used to get the

minimum

calibration

time.

recommended to use CAL_WAIT[1:0] = 11

in order to get the most accurate loop

bandwidth.

The CAL_COMPLETE bit can also be

monitored at the LOCK pin, configured by

LOCK_SELECT[3:0] = 0101, and used as

an interrupt input to the microcontroller.

To check that the PLL is in lock the user

should monitor the LOCK_CONTINUOUS

bit

the

STATUS

The

LOCK_CONTINUOUS bit can also be

monitored at the LOCK pin, configured by

LOCK_SELECT[3:0] = 0010.

There are separate calibration values for

the two frequency registers. However,

dual calibration is possible if all of the

below conditions apply:

•

The two frequencies A and B differ by

less than 1 MHz

•

Reference

frequencies

are

equal

(REF_DIV_A[2:0] = REF_DIV_B[2:0]

in the CLOCK_A/CLOCK_B registers)

•

VCO

currents

are

equal

(VCO_CURRENT_A[3:0]

VCO_CURRENT_B[3:0] in the VCO

The CAL_DUAL bit in the CALIBRATE

controls

dual

separate

calibration.

The

single

calibration

algorithm

(CAL_DUAL = 0) is illustrated in Figure 17.

The same algorithm is applicable for dual

calibration if CAL_DUAL = 1.

TI recommends that single calibration be

used for more robust operation.

There is a small, but finite, possibility that

the PLL self-calibration will fail. The

calibration routine in the source code

should include a loop so that the PLL is re-

calibrated until PLL lock is achieved if the

PLL does not lock the first time. Refer to

CC1070 Errata Note 001.

The CAL_SELECT bit is used to select the

calibration routine. When set high, a fast

calibration routine is used.

The table below shows the calibration time

when CAL_SELECT = 1:

Calibration

time [ms]

Reference frequency [MHz]

CAL_WAIT

7.3728

1.0

1.5

2.9

3.9

Table 18. Typical calibration time when

CAL_SELECT = 1

CC1070-RTY1 数据表(PDF) 30 Page - Texas Instruments

CC1070-RTY1 数据表(HTML) 30 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表下载

链接网址

CC1070-RTY1 数据表(PDF) 30 Page - Texas Instruments

CC1070-RTY1 数据表(HTML) 30 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表 下载

链接网址

数据表下载