数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADS1675 数据表(PDF) 20 Page - Texas Instruments

部件名 ADS1675
功能描述  4MSPS, 24-Bit Analog-to-Digital Converter
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

ADS1675 数据表(HTML) 20 Page - Texas Instruments

Back Button ADS1675 Datasheet HTML 16Page - Texas Instruments ADS1675 Datasheet HTML 17Page - Texas Instruments ADS1675 Datasheet HTML 18Page - Texas Instruments ADS1675 Datasheet HTML 19Page - Texas Instruments ADS1675 Datasheet HTML 20Page - Texas Instruments ADS1675 Datasheet HTML 21Page - Texas Instruments ADS1675 Datasheet HTML 22Page - Texas Instruments ADS1675 Datasheet HTML 23Page - Texas Instruments ADS1675 Datasheet HTML 24Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 40 page
background image
0
10
20
30
40
50
60
-
-
-
-
-
-
-
-
70
80
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
NormalizedFrequency(f /f
)
IN DATA
DRATE= ‘
’
000
DRATE= ‘011’
DRATE= ‘101’
DRATE= ‘100’
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
0
2
4
6
12
Conversions(1/f
)
DRDY-FR
8
10
DRATE=000,
001,010
DRATE=011
DRATE=100
DRATE=101
0
20
40
60
80
100
120
-
-
-
-
-
-
-140
0
1.0
2.0
NormalizedFrequency(f /f
)
IN CLK
3.0
0.5
1.5
2.5
Data1
Data2
Data3
Data4
Data0
V
IN
DRDY
LL-FR
Changeon
AnalogInputs
Fully-SettledDataAvailable
forDRATE=000 ,001,010
(1)
ADS1675
SBAS416D – DECEMBER 2008 – REVISED AUGUST 2010
www.ti.com
It is important to note, however, that the absolute
settling time of the Low-Latency path does not
change when using the fast response configuration.
Changes on the input signal during conversions after
the initial settling require multiple cycles to fully settle.
To help illustrate this requirement, consider a change
on the inputs as shown in Figure 42, where START is
assumed to have been taken high before the input
voltage was changed.
The readings after a step change in the input is
settled as shown in Figure 39 for all different data
rates.
Figure 40. Frequency Response of Low-Latency
Filter in Fast-Response Configuration
Figure 39. Step Response for Low-Latency Filter
with Fast-Response Configuration
Frequency Response
Figure 40 shows the frequency response for the
Figure 41. Extended Frequency Response of
Low-Latency filter path normalized to the output data
Low-Latency Path
rate, fDATA. The overall frequency response repeats at
the modulator sampling rate, which is the same as
the input clock frequency. Figure 41 shows the
response with the fastest data rate selected (4 MSPS
when fCLK = 32MHz).
NOTE: START pin held high previous to change on analog inputs.
(1) Refer to Figure 39 for other modes.
Figure 42. Settling Example with the Low-Latency Filter in Fast-Response Configuration
20
Submit Documentation Feedback
Copyright © 2008–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS1675



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com