数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADS1675 数据表(PDF) 6 Page - Texas Instruments

部件名 ADS1675
功能描述  4MSPS, 24-Bit Analog-to-Digital Converter
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

ADS1675 数据表(HTML) 6 Page - Texas Instruments

Back Button ADS1675 Datasheet HTML 2Page - Texas Instruments ADS1675 Datasheet HTML 3Page - Texas Instruments ADS1675 Datasheet HTML 4Page - Texas Instruments ADS1675 Datasheet HTML 5Page - Texas Instruments ADS1675 Datasheet HTML 6Page - Texas Instruments ADS1675 Datasheet HTML 7Page - Texas Instruments ADS1675 Datasheet HTML 8Page - Texas Instruments ADS1675 Datasheet HTML 9Page - Texas Instruments ADS1675 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 40 page
background image
ADS1675
SBAS416D – DECEMBER 2008 – REVISED AUGUST 2010
www.ti.com
TERMINAL FUNCTIONS (continued)
PIN
NAME
NO.
FUNCTION
DESCRIPTION
Configure Low-Latency digital filter.(1)
LL_CONFIG
32
Digital input
If LL_CONFIG = '0', then single-cycle settling is selected.
If LL_CONFIG = '1', then fast-response is selected.
Digital filter path selection.
FPATH
33
Digital input
If FPATH = '0', then path is Wide-Bandwidth.
If FPATH = '1', then path is Low-Latency.
DRATE[2:0]
34-36
Digital input
Data rate selection
START
37
Digital input
Start convert, reset, and synchronization control input
CS
38
Digital input
Chip select; active low
OTRD
39
Digital output
Digital filter out-of-range indicator
OTRA
40
Digital input
Analog input out-of-range indicator
Negative shift clock output.
SCLK
41
Digital output
If SCLK_SEL = '0', then SCLK is the complementary shift clock output.
If SCLK_SEL = '1', then SCLK always output is 3-state.
Positive shift clock output.
SCLK
42
Digital input/output
If SCLK_SEL = '0', then SCLK is an output.
If SCLK_SEL = '1', then SCLK is an input.
DOUT
43
Digital output
Negative LVDS serial data output
DOUT
44
Digital output
Positive LVDS serial data output
DRDY
45
Digital output
Negative data ready output
DRDY
46
Digital output
Positive data ready output
CLK
55
Digital input
Master clock input
CAP1
59
Analog
Terminal for 1mF external bypass capacitor
VREFN
60, 61
Analog
Negative reference voltage. Short to analog ground
CAP2
62
Analog
Terminal for 1mF external bypass capacitor
VREFP
63, 64
Analog
Positive reference voltage
6
Submit Documentation Feedback
Copyright © 2008–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS1675



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com