ADE7569 datasheet(71/144 Pages) AD

71 / 144 page

ADE7566/ADE7569/ADE7166/ADE7169

Rev. A | Page 71 of 144

Pulse Output Configuration

ENERGY-TO-FREQUENCY CONVERSION

The two pulse output circuits have separate configuration bits

in the MODE2 Register (0x0C. Setting the CFxSEL bits to 0b00,

0b01, or 0b1x configures the DFC to create a pulse output

proportional to active power, to reactive power (not available in

the ADE7566 and ADE7166), or to apparent power or Irms,

respectively.

The ADE7566/ADE7569/ADE7166/ADE7169 also provide two

energy-to-frequency conversions for calibration purposes. After

initial calibration at manufacturing, the manufacturer or end

customer often verify the energy meter calibration. One

convenient way to do this is for the manufacturer to provide an

output frequency that is proportional to the active power,

reactive power, apparent power, or Irms under steady load

conditions. This output frequency can provide a simple, single-

wire, optically isolated interface to external calibration equipment.

The selection between Irms and apparent power is done by the

VARMSCFCON bit in the MODE2 register (0x0C). With this

selection, CF2 cannot be proportional to apparent power if CF1

is proportional to Irms, and CF1 cannot be proportional to

apparent power if CF2 is proportional to Irms.

Figure 78 illustrates the energy-to-frequency conversion in the

ADE7566/ADE7569/ADE7166/ADE7169.

VAR*

CFxSEL[1:0]

WATT

VARMSCFCON

*AVAILABLE ONLY IN THE ADE7569 AND ADE7169

MODE 2 REGISTER 0x0C

Irms

CFx PULSE

OUTPUT

CFxNUM

CFxDEN

DFC

Pulse Output Characteristic

The pulse output for both DFCs stays low for 90 ms if the pulse

period is longer than 180 ms (5.56 Hz). If the pulse period is

shorter than 180 ms, the duty cycle of the pulse output is 50%.

The pulse output is active low and should preferably be

connected to an LED, as shown in Figure 79.

VDD

Figure 78. Energy-to-Frequency Conversion

Figure 79. CF Pulse Output

Two digital-to-frequency converters (DFC) are used to generate

the pulsed outputs. When WDIV = 0 or 1, the DFC generates a

pulse each time 1 LSB in the energy register is accumulated. An

output pulse is generated when CFxNUM/CFxDEN number of

pulses are generated at the DFC output. Under steady load

conditions, the output frequency is proportional to the active

power, reactive power, apparent power, or Irms, depending on the

CFxSEL bits in the MODE2 register (0x0C).

The maximum output frequency with ac input signals at

full scale and CFxNUM = 0x00 and CFxDEN = 0x00 is

approximately 21.1 kHz.

The ADE7566/ADE7569/ADE7166/ADE7169 incorporate two

registers per DFC, CFxNUM[15:0] and CFxDEN[15:0], to set

the CFx frequency. These are unsigned 16-bit registers that can

be used to adjust the CFx frequency to a wide range of values.

These frequency scaling registers are 16-bit registers that can

scale the output frequency by 1/216 to 1 with a step of 1/216.

Both pulse outputs can be enabled or disabled by clearing or

setting Bit DISCF1 and Bit DISCF2 in the MODE1 register

(0x0B), respectively.

If 0 is written to any of these registers, 1 is applied to the

ensure proper operation. If the ratio of the CFxNUM/CFxDEN

registers is greater than 1, the register values are adjusted to a

ratio of 1. For example, if the output frequency is 1.562 kHz

while the content of CFxDEN is 0 (0x000), the output frequency

can be set to 6.1 Hz by writing 0xFF to the CFxDEN register.

Both pulse outputs set separate flags in the Interrupt Status 2 SFR

(MIRQSTM, 0xDD), CF1 and CF2. If the CF1 and CF2 enable

bits in the Interrupt Enable 2 SFR (MIRQENM, 0xDA) are set,

the 8052 core has a pending ADE interrupt. The ADE interrupt

stays active until the CF1 or CF2 status bits are cleared (see the

Energy Measurement Interrupts section).

ADE7569 数据表(PDF) 71 Page - Analog Devices

ADE7569 数据表(HTML) 71 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载