ADE7569 datasheet(128/144 Pages) AD

128 / 144 page

ADE7566/ADE7569/ADE7166/ADE7169

Rev. A | Page 128 of 144

SERIAL PERIPHERAL INTERFACE (SPI)

The ADE7566/ADE7569/ADE7166/ADE7169 integrate a

complete hardware serial peripheral interface on-chip. The SPI

is full duplex so that eight bits of data are synchronously

transmitted and simultaneously received. This SPI

implementation is double buffered, allowing users to read the

last byte of received data while a new byte is shifted in. The next

byte to be transmitted can be loaded while the current byte is

shifted out.

The SPI port can be configured for master or slave operation.

The physical interface to the SPI is via the MISO (P0.5),

MOSI (P0.4), SCLK (P0.6), and SS (P0.7) pins, while the

firmware interface is via the SPI Configuration SFR 1

(SPIMOD1, 0xE8), the SPI Configuration SFR 2 (SPIMOD2,

0xE9), the SPI Interrupt Status SFR (SPISTAT, 0xEA), the

SPI/I2C Transmit Buffer SFR (SPI2CTx, 0x9A), and the SPI/I2C

Receive Buffer SFR (SPI2CRx, 0x9B).

Note that the SPI pins are shared with the I2C pins. Therefore, the

user can enable only one interface at a time. The SCPS bit in the

Configuration SFR (CFG, 0xAF) selects which peripheral is active.

SPI REGISTERS

Table 137. SPI SFR List

SFR Address

Name

R/W

Length

Default

Description

0x9A

SPI2CTx

SPI/I2C Transmit Buffer (see Table 138).

0x9B

SPI2CRx

SPI/I2C Receive Buffer (see Table 139).

0xE8

SPIMOD1

R/W

0x10

SPI Configuration SFR 1 (see Table 140).

0xE9

SPIMOD2

R/W

SPI Configuration SFR 2 (see Table 141).

0xEA

SPISTAT

R/W

SPI/I2C Interrupt Status (see Table 142).

Table 138. SPI/I2C Transmit Buffer SFR (SPI2CTx, 0x9A)

Bit

Mnemonic

Default

Description

7 to 0

SPI2CTx

SPI or I2C Transmit Buffer. When SPI2CTx SFR is written, its content is transferred to the transmit FIFO

input. When a write is requested, the FIFO output is sent on the SPI or I2C bus.

Table 139. SPI/I2C Receive Buffer SFR (SPI2CRx, 0x9B)

Bit

Mnemonic

Default

Description

7 to 0

SPI2CRx

SPI or I2C Receive Buffer. When SPI2CRx SFR is read, one byte from the receive FIFO output is transferred

to SPI2CRx SFR. A new data byte from the SPI or I2C bus is written to the FIFO input.

ADE7569 数据表(PDF) 128 Page - Analog Devices

ADE7569 数据表(HTML) 128 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ADE7569 数据表(PDF) 128 Page - Analog Devices

ADE7569 数据表(HTML) 128 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载