数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32L4P5CE 数据表(PDF) 254 Page - STMicroelectronics

部件名 STM32L4P5CE
功能描述  Ultra-low-power Arm® Cortex®-M4 32-bit MCUFPU, 150 DMIPS, up to 1-MB Flash memory, 320-KB SRAM, LCD-TFT, ext. SMPS
PDF  311 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32L4P5CE 数据表(HTML) 254 Page - STMicroelectronics

Back Button STM32L4P5CE Datasheet HTML 250Page - STMicroelectronics STM32L4P5CE Datasheet HTML 251Page - STMicroelectronics STM32L4P5CE Datasheet HTML 252Page - STMicroelectronics STM32L4P5CE Datasheet HTML 253Page - STMicroelectronics STM32L4P5CE Datasheet HTML 254Page - STMicroelectronics STM32L4P5CE Datasheet HTML 255Page - STMicroelectronics STM32L4P5CE Datasheet HTML 256Page - STMicroelectronics STM32L4P5CE Datasheet HTML 257Page - STMicroelectronics STM32L4P5CE Datasheet HTML 258Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 254 / 311 page
background image
Electrical characteristics
STM32L4P5xx
254/311
DS12903 Rev 2
Synchronous waveforms and timings
Figure 52 through Figure 55 represent synchronous waveforms and Table 109
through Table 112 provide the corresponding timings. The results shown in these
tables are obtained with the following FMC configuration:
•
BurstAccessMode = FMC_BurstAccessMode_Enable
•
MemoryType = FMC_MemoryType_CRAM
•
WriteBurst = FMC_WriteBurst_Enable
•
CLKDivision = 1
•
DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM
Table 107. Asynchronous multiplexed PSRAM/NOR write timings(1)
1. Guaranteed by characterization results.
Symbol
Parameter
Min
Max
Unit
tw(NE)
FMC_NE low time
5THCLK-0.5
5THCLK+1
ns
tv(NWE_NE) FMC_NEx low to FMC_NWE low
THCLK-0.5
THCLK+1
tw(NWE)
FMC_NWE low time
2THCLK-0.5
2THCLK+0.5
th(NE_NWE) FMC_NWE high to FMC_NE high hold time
2THCLK-0.5
-
tv(A_NE)
FMC_NEx low to FMC_A valid
-
3
tv(NADV_NE) FMC_NEx low to FMC_NADV low
0
1
tw(NADV)
FMC_NADV low time
THCLK+0.5
THCLK+1.5
th(AD_NADV)
FMC_AD(adress) valid hold time after
FMC_NADV high
THCLK-3
-
th(A_NWE)
Address hold time after FMC_NWE high
Address
holded until
next write
operation
-
th(BL_NWE) FMC_BL hold time after FMC_NWE high
2THCLK-0.5
-
tv(BL_NE)
FMC_NEx low to FMC_BL valid
-
THCLK
tv(Data_NADV) FMC_NADV high to Data valid
-
THCLK+2
th(Data_NWE) Data hold time after FMC_NWE high
2THCLK+0.5
-
Table 108. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings(1)
1. Guaranteed by characterization results.
Symbol
Parameter
Min
Max
Unit
tw(NE)
FMC_NE low time
10THCLK-0.5
10THCLK+1
ns
tw(NWE)
FMC_NWE low time
7THCLK-0.5
7THCLK+0.5
tsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high
7THCLK+12.5
-
th(NE_NWAIT) FMC_NEx hold time after FMC_NWAIT invalid
5THCLK+13
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com