STM32F427AI datasheet(97/240 Pages) STMICROELECTRONICS

97 / 240 page

DS9405 Rev 12

97/240

STM32F427xx STM32F429xx

Electrical characteristics

197

6.3.2

VCAP1/VCAP2 external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor CEXT to

the VCAP1/VCAP2 pins. CEXT is specified in Table 19.

Figure 24. External capacitor CEXT

1. Legend: ESR is the equivalent series resistance.

Table 18. Limitations depending on the operating power supply range

Operating

power supply

range

ADC operation

Maximum Flash

memory access

frequency with

no wait states

(fFlashmax)

Maximum HCLK

frequency vs Flash

memory wait states

(1)(2)

I/O operation

Possible Flash

memory

operations

VDD =1.7 to

2.1 V(3)

Conversion time

up to 1.2 Msps

20 MHz(4)

168 MHz with 8 wait

states and over-drive

OFF

No I/O

compensation

8-bit erase and

program

operations only

VDD = 2.1 to

2.4 V

Conversion time

up to 1.2 Msps

22 MHz

180 MHz with 8 wait

states and over-drive

No I/O

compensation

16-bit erase and

program

operations

VDD = 2.4 to

2.7 V

Conversion time

up to 2.4 Msps

24 MHz

180 MHz with 7 wait

states and over-drive

I/O compensation

works

16-bit erase and

program

operations

VDD = 2.7 to

3.6 V(5)

Conversion time

up to 2.4 Msps

30 MHz

180 MHz with 5 wait

states and over-drive

I/O compensation

works

32-bit erase and

program

operations

1. Applicable only when the code is executed from flash memory. When the code is executed from RAM, no wait state is

required.

2. Thanks to the ART accelerator and the 128-bit flash memory, the number of wait states given here does not impact the

execution speed from flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state

program execution.

3. The VDD/VDDA minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to

Section 3.17.2: Internal reset OFF).

4. Prefetch is not available.

5. The voltage range for USB full speed PHYs can drop down to 2.7 V. However, the electrical characteristics of D- and D+

pins are degraded between 2.7 and 3 V.

Table 19. VCAP1/VCAP2 operating conditions(1)

1. When bypassing the voltage regulator, the two 2.2 µF VCAP capacitors are not required and should be

replaced by two 100 nF decoupling capacitors.

Symbol

Parameter

Conditions

CEXT

Capacitance of external capacitor

2.2 µF

ESR

ESR of external capacitor

< 2 Ω

MS19044V2

ESR

R Leak

STM32F427AI 数据表(PDF) 97 Page - STMicroelectronics

STM32F427AI 数据表(HTML) 97 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

STM32F427AI 数据表(PDF) 97 Page - STMicroelectronics

STM32F427AI 数据表(HTML) 97 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载