| 数据搜索系统,热门电子元器件搜索 |
|
ST7LITE1XB 数据表(PDF) 73 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE1XB 数据表(HTML) 73 Page - STMicroelectronics |
|
73 / 157 page ![]() ST7LITE1xB 73/157 DUAL 12-BIT AUTORELOAD TIMER 4 (Cont’d) AUTORELOAD REGISTER (ATR1H) Read / Write Reset Value: 0000 0000 (00h) AUTORELOAD REGISTER (ATR1L) Read / Write Reset Value: 0000 0000 (00h) Bits 11:0 = ATR1[11:0] Autoreload Register 1. This is a 12-bit register which is written by soft- ware. The ATR1 register value is automatically loaded into the upcounter CNTR1 when an over- flow occurs. The register value is used to set the PWM frequency. PWM OUTPUT CONTROL REGISTER (PWMCR) Read/Write Reset Value: 0000 0000 (00h) Bits 7:0 = OE[3:0] PWMx output enable. These bits are set and cleared by software and cleared by hardware after a reset. 0: PWM mode disabled. PWMx Output Alternate Function disabled (I/O pin free for general pur- pose I/O) 1: PWM mode enabled PWMx CONTROL STATUS REGISTER (PWMxCSR) Read / Write Reset Value: 0000 0000 (00h) Bits 7:4= Reserved, must be kept cleared. Bit 3 = OP_EN One Pulse Mode Enable This bit is read/write by software and cleared by hardware after a reset. This bit enables the One Pulse feature for PWM2 and PWM3. (Only availa- ble for PWM3CSR) 0: One Pulse mode disabled for PWM2/3. 1: One Pulse mode enabled for PWM2/3. Bit 2 = OPEDGE One Pulse Edge Selection. This bit is read/write by software and cleared by hardware after a reset. This bit selects the polarity of the LTIC signal for One Pulse feature. This bit will be effective only if OP_EN bit is set. (Only available for PWM3CSR) 0: Falling edge of LTIC is selected. 1: Rising edge of LTIC is selected. Bit 1 = OPx PWMx Output Polarity. This bit is read/write by software and cleared by hardware after a reset. This bit selects the polarity of the PWM signal. 0: The PWM signal is not inverted. 1: The PWM signal is inverted. Bit 0 = CMPFx PWMx Compare Flag. This bit is set by hardware and cleared by software by reading the PWMxCSR register. It indicates that the upcounter value matches the Active DCRx register value. 0: Upcounter value does not match DCRx value. 1: Upcounter value matches DCRx value. 15 8 0 0 0 0 ATR11 ATR10 ATR9 ATR8 70 ATR7 ATR6 ATR5 ATR4 ATR3 ATR2 ATR1 ATR0 70 0OE3 0OE2 0OE10OE0 70 00 00 OP_EN OPEDG E OPx CMPFx 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |