ST7LITE1XB datasheet(92/157 Pages) STMICROELECTRONICS

92 / 157 page

ST7LITE1xB

92/157

SERIAL PERIPHERAL INTERFACE (cont’d)

11.4.6 Low Power Modes

11.4.6.1 Using the SPI to wake up the device

from Halt mode

In slave configuration, the SPI is able to wake up

the device from HALT mode through a SPIF inter-

rupt. The data received is subsequently read from

the SPIDR register when the software is running

(interrupt vector fetch). If multiple data transfers

have been performed before software clears the

SPIF bit, then the OVR bit is set by hardware.

Note: When waking up from HALT mode, if the

SPI remains in Slave mode, it is recommended to

perform an extra communications cycle to bring

the SPI from HALT mode state to normal state. If

the SPI exits from Slave mode, it returns to normal

state immediately.

Caution: The SPI can wake up the device from

HALT mode only if the Slave Select signal (exter-

nal SS pin or the SSI bit in the SPICSR register) is

low when the device enters HALT mode. So, if

Slave selection is configured as external (see Sec-

tion 11.4.3.2), make sure the master drives a low

level on the SS pin when the slave enters HALT

mode.

11.4.7 Interrupts

Note: The SPI interrupt events are connected to

the same interrupt vector (see Interrupts chapter).

They generate an interrupt if the corresponding

Enable Control Bit is set and the interrupt mask in

the CC register is reset (RIM instruction).

Mode

Description

WAIT

No effect on SPI.

SPI interrupt events cause the device to exit

from WAIT mode.

HALT

SPI registers are frozen.

In HALT mode, the SPI is inactive. SPI oper-

ation resumes when the device is woken up

by an interrupt with “exit from HALT mode”

capability. The data received is subsequently

read from the SPIDR register when the soft-

ware is running (interrupt vector fetching). If

several data are received before the wake-

up event, then an overrun error is generated.

This error can be detected after the fetch of

the interrupt routine that woke up the Device.

Interrupt Event

Event

Flag

Enable

Control

Bit

Exit

from

Wait

Exit

from

Halt

SPI End of

Transfer Event

SPIF

SPIE

Yes

Master Mode

Fault Event

MODF

Overrun Error

OVR

ST7LITE1XB 数据表(PDF) 92 Page - STMicroelectronics

ST7LITE1XB 数据表(HTML) 92 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载