M58MR032C datasheet(14/52 Pages) STMICROELECTRONICS

14 / 52 page

M58MR032C, M58MR032D

14/52

Table 12. Status Register Bits

Note: Logic level ’1’ is VIH and ’0’ is VIL.

Mnemonic

Bit

Name

Logic

Level

Definition

Note

P/ECS

Status

Ready

Indicates the P/E.C. status, check during

Program or Erase, and on completion before

checking bits b4 or b5 for Program or Erase

Success.

Busy

ESS

Erase

Suspend

Status

Suspended

On an Erase Suspend instruction P/ECS and

ESS bits are set to ’1’. ESS bit remains ’1’ until

an Erase Resume instruction is given.

In Progress or

Completed

Erase

Status

Erase Error

ES bit is set to ’1’ if P/E.C. has applied the

maximum number of erase pulses to the block

without achieving an erase verify.

Erase Success

Program

Status

Program Error

PS bit set to ’1’ if the P/E.C. has failed to

program a word.

Program

Success

VPPS

VPP Status

VPP Invalid,

Abort

VPPS bit is set if the VPP voltage is below

VPPLK when a Program or Erase instruction is

executed. VPP is sampled only at the beginning

of the erase/program operation.

VPP OK

PSS

Program

Suspend

Status

Suspended

On a program Suspend instruction P/ECS and

PSS bits are set to ’1’. PSS remains ’1’ until a

Program Resume Instruction is given.

In Progress or

Completed

BPS

Block

Protection

Status

Program/Erase

on protected

Block, Abort

BPS bit is set to ’1’ if a Program or Erase

operation has been attempted on a protected

block.

No operation to

protected blocks

Reserved

Program (PG)

The Program instruction programs the array on a

word-by-word basis. The first command must be

given to the target block and only one partition can

be programmed at a time; the other partition must

be in one of the read modes or in the erase sus-

pended mode (see Table 8).

This instruction uses two write cycles. The first

command written is the Program Set-up command

40h (or 10h). A second write operation latches the

Address and the Data to be written and starts the

P/E.C.

Read operations in the targeted bank output the

Status Register content after the programming

has started.

The Status Register bit b7 returns ’0’ while the pro-

gramming is in progress and ’1’ when it has com-

pleted. After completion the Status register bit b4

returns ’1’ if there has been a Program Failure (see

Table 12). Status register bit b1 returns ’1’ if the

user is attempting to program a protected block.

Status Register bit b3 returns a ’1’ if VPP is below

VPPLK. Any attempt to write a ’1’ to an already pro-

grammed bit will result in a program fail (status

nored if VPP = VPP1.

Programming aborts if RP goes to VIL. As data in-

tegrity cannot be guaranteed when the program

operation is aborted, the block containing the

memory location must be erased and repro-

grammed. A Clear Status Register instruction

must be issued to reset b5, b4, b3 and b1 of the

Status Register.

During the execution of the program by the P/E.C.,

the bank in programming accepts only the RSR

(Read Status Register) and PES (Program/Erase

Suspend) instructions. See Figure 16 for Program

Flowchart and Pseudo Code.

M58MR032C 数据表(PDF) 14 Page - STMicroelectronics

M58MR032C 数据表(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载

链接网址

M58MR032C 数据表(PDF) 14 Page - STMicroelectronics

M58MR032C 数据表(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表 下载

链接网址

数据表下载