数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R5F572TFCDFB 数据表(PDF) 5 Page - Renesas Technology Corp

部件名 R5F572TFCDFB
功能描述  Renesas MCUs
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R5F572TFCDFB 数据表(HTML) 5 Page - Renesas Technology Corp

  R5F572TFCDFB Datasheet HTML 1Page - Renesas Technology Corp R5F572TFCDFB Datasheet HTML 2Page - Renesas Technology Corp R5F572TFCDFB Datasheet HTML 3Page - Renesas Technology Corp R5F572TFCDFB Datasheet HTML 4Page - Renesas Technology Corp R5F572TFCDFB Datasheet HTML 5Page - Renesas Technology Corp R5F572TFCDFB Datasheet HTML 6Page - Renesas Technology Corp R5F572TFCDFB Datasheet HTML 7Page - Renesas Technology Corp R5F572TFCDFB Datasheet HTML 8Page - Renesas Technology Corp R5F572TFCDFB Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 120 page
background image
R01DS0331EJ0110 Rev.1.10
Page 5 of 120
Oct 06, 2023
RX72T Group
1. Overview
Event link controller (ELC)
 Event signals such as interrupt request signals can be interlinked with the operation of
functions such as timer counting, eliminating the need for intervention by the CPU to
control the functions.
 188 internal event signals can be freely combined for interlinked operation with
connected functions.
 Event signals from peripheral modules can be used to change the states of output pins
(of ports B and E).
 Changes in the states of pins (of ports B and E) being used as inputs can be interlinked
with the operation of peripheral modules.
Timers
8-bit timers (TMR)
 (8 bits × 2 channels) × 4 units
 Select from among seven internal clock signals (PCLKB/1, PCLKB/2, PCLKB/8, PCLKB/
32, PCLKB/64, PCLKB/1024, PCLKB/8192) and one external clock signal
 Capable of output of pulse trains with desired duty cycles or of PWM signals
 The 2 channels of each unit can be cascaded to create a 16-bit timer
 Generation of triggers for A/D converter conversion
 Capable of generating baud-rate clocks for SCI5, SCI6, and SCI12
 Event linking by the ELC
Compare match timer
(CMT)
 (16 bits × 2 channels) × 2 units
 Select from among four internal clock signals (PCLKB/8, PCLKB/32, PCLKB/128,
PCLKB/512)
 Event linking by the ELC
Watchdog timer (WDTA)
 14 bits × 1 channel
 Select from among 6 counter-input clock signals (PCLKB/4, PCLKB/64, PCLKB/128,
PCLKB/512, PCLKB/2048, PCLKB/8192)
Independent watchdog
timer (IWDTa)
 14 bits × 1 channel
 Counter-input clock: IWDT-dedicated on-chip oscillator
 Dedicated clock/1, dedicated clock/16, dedicated clock/32, dedicated clock/64, dedicated
clock/128, dedicated clock/256
 Window function: The positions where the window starts and ends are specifiable (the
window defines the timing with which refreshing is enabled and disabled).
 Event linking by the ELC
Table 1.1
Outline of Specifications (4/9)
Classification
Module/Function
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com