R5F572TFCDFB datasheet(16/120 Pages) RENESAS

16 / 120 page

R01DS0331EJ0110 Rev.1.10

Page 16 of 120

Oct 06, 2023

RX72T Group

1. Overview

1.4

Pin Functions

Table 1.4 lists the pin functions.

Table 1.4

Pin Functions (1/6)

Classifications

Pin Name

I/O

Description

Digital power supply

VCC

—

Power supply pin. Connect this pin to the system power supply.

Connect the pin to VSS via a 0.1-µF multilayer ceramic

capacitor. The capacitor should be placed close to the pin.

VCL

—

Connect this pin to VSS via a 0.47-µF smoothing capacitor used

to stabilize the internal power supply. The capacitor should be

placed close to the pin.

VSS

—

Ground pin. Connect it to the system power supply (0 V).

Clock

XTAL

Output

Pins for a crystal resonator. An external clock signal can be

input through the EXTAL pin.

EXTAL

Input

BCLK

Output

Outputs the external bus clock for external devices.

CAC

CACREF

Input

Input pin for the clock frequency accuracy measurement circuit.

Operating mode control

Input

Pins for setting the operating mode. The signal levels on these

pins must not be changed during operation.

Input

Enable pin for boot mode (USB interface) and user boot mode

UPSEL

Input

Selects the power supply method in boot mode (USB interface).

The low level selects self-power mode and the high level selects

bus power mode.

System control

RES#

Input

Reset pin. This MCU enters the reset state when this signal

goes low.

EMLE

Input

Input pin for the on-chip emulator enable signal. When the on-

chip emulator is used, this pin should be driven high. When not

used, it should be driven low.

On-chip emulator

FINED

I/O

FINE interface pin.

TRST#

Input

Pins for the on-chip emulator. When the EMLE pin is driven

high, these pins are dedicated for the on-chip emulator.

TMS

Input

TDI

Input

TCK

Input

TDO

Output

TRCLK

Output

This pin outputs the clock for synchronization with the trace

data.

TRSYNC

Output

This pin indicates that output from the TRDATA0 to TRDATA3

pins is valid.

TRSYNC1

Output

This pin indicates that output from the TRDATA4 to TRDATA7

pins is valid.

TRDATA0, TRDATA1,

TRDATA2, TRDATA3,

TRDATA4, TRDATA5,

TRDATA6, TRDATA7

Output

These pins output the trace information.

Address bus

A0 to A20

Output

Output pins for the address

Data bus

D0 to D15

I/O

Input and output pins for the bidirectional data bus

Multiplexed bus

A0/D0 to A15/D15

I/O

Address/data multiplexed bus

Bus control

RD#

Output

Strobe signal which indicates that reading from the external bus

interface space is in progress

WR#

Output

Strobe signal which indicates that writing to the external bus

interface space is in progress, in 1-write strobe mode

WR0#, WR1#

Output

Strobe signals which indicate that either group of data bus pins

(D7 to D0, D15 to D8) is valid in writing to the external bus

interface space, in byte strobe mode

R5F572TFCDFB 数据表(PDF) 16 Page - Renesas Technology Corp

R5F572TFCDFB 数据表(HTML) 16 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

R5F572TFCDFB 数据表(PDF) 16 Page - Renesas Technology Corp

R5F572TFCDFB 数据表(HTML) 16 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载