R5F572TFCDFB datasheet(7/120 Pages) RENESAS

7 / 120 page

R01DS0331EJ0110 Rev.1.10

Page 7 of 120

Oct 06, 2023

RX72T Group

1. Overview

Timers

General PWM timer

(GPTW)

 32 bits × 10 channels

 Counting up or down (sawtooth-wave), counting up and down (triangle-wave) selectable

for all channels

 Clock sources independently selectable for each channel

 2 input/output pins per channel

 2 output compare/input capture registers per channel

 For the 2 output compare/input capture registers of each channel, 4 registers are

provided as buffer registers and are capable of operating as comparison registers when

buffering is not in use.

 In output compare operation, buffer switching can be at peaks or troughs, enabling the

generation of laterally asymmetrically PWM waveforms.

 Registers for setting up frame intervals on each channel (with capability for generating

interrupts on overflow or underflow)

 Generation of dead times in PWM operation

 Capable of synchronous start, stop, or clearing of counter for any channel

 Capable of a start, stop, clearing, or up-/down-counting of the counter supporting

maximum of 8 ELC events

 Capable of a start, stop, clearing, or up-/down-counting of the counter supporting input

level comparison

 Capable of a start, stop, clearing, or up-/down-counting of the counter supporting

maximum of 4 external triggers

 Output pin disabling function by a dead time error or a short circuit detection among

output pins

 Capable of generating conversion start triggers for the A/D converters as well as

monitoring external pins for a start timing of conversion.

 Capable of outputting events, such as compare-match from A to F and overflow/

underflow, to ELC

 Capable of using noise filter of input capture

 Internal peripheral bus clock: PCLKA

 Counter reference clock: PCLKC

 Frequency ratio: PCLKA to PCLKC = 1: N (N = 1 or 2)

High resolution PWM

(HRPWM)

 Capable of generating the PWM waveform that is generated by GPTW0 through GPTW3

with resolution of minimum of 195 ps.

Port output enable for

GPTW (POEG)

 Controlling the output disable for GPTW waveform output

 Initiation by input level detection of GTETRG pins

 Initiation by output disable request from GPTW

 Initiation by detection of comparator interrupt request

 Initiation by detection of oscillation stop or by software

Communication

function

USB 2.0 FS host/

function module (USBb)

 Includes a UDC (USB Device Controller) and transceiver for USB 2.0 FS

 One port

 Compliance with the USB 2.0 specification

 Transfer rate: Full speed (12 Mbps), low speed (1.5 Mbps) (host only)

 Self-power mode and bus power are selectable

 OTG (On the Go) operation is possible (low-speed is not supported)

 Incorporates 2 Kbytes of RAM as a transfer buffer

 External pull-up and pull-down resistors are not required

Table 1.1

Outline of Specifications (6/9)

Classification

Module/Function

Description

R5F572TFCDFB 数据表(PDF) 7 Page - Renesas Technology Corp

R5F572TFCDFB 数据表(HTML) 7 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载