ST7LITE3XF2 datasheet(141/173 Pages) STMICROELECTRONICS

141 / 173 page

ST7LITE3xF2

141/173

driven by external square wave, LVD disabled.

3. SLOW mode selected with fCPU based on fOSC divided by 32. All I/O pins in input mode with a static value at VDD or

VSS (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled.

4. SLOW-WAIT mode selected with fCPU based on fOSC divided by 32. All I/O pins in input mode with a static value at

VDD or VSS (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled.

5. All I/O pins in output mode with a static value at VSS (no load), LVD disabled. Data based on characterization results,

tested in production at VDD max and fCPU max.

6. All I/O pins in input mode with a static value at VDD or VSS (no load). Data tested in production at VDD max. and fCPU

max.

7. This consumption refers to the Halt period only and not the associated run period which is software dependent.

Figure 77. Typical IDD in RUN vs. fCPU

Figure 78. Typical IDD in SLOW vs. fCPU

0.0

1.0

2.0

3.0

4.0

5.0

6.0

7.0

2.4

2.7

3.3

456

Vdd (V)

8MHz

4MHz

1MHz

0.00

200.00

400.00

600.00

800.00

1000.00

2.4

2.7

3.3

Vdd (V)

8MHz

4MHz

1MHz

ST7LITE3XF2 数据表(PDF) 141 Page - STMicroelectronics

ST7LITE3XF2 数据表(HTML) 141 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载