数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

PSD913F2 数据表(PDF) 77 Page - STMicroelectronics

部件名 PSD913F2
功能描述  Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PSD913F2 数据表(HTML) 77 Page - STMicroelectronics

Back Button PSD913F2 Datasheet HTML 73Page - STMicroelectronics PSD913F2 Datasheet HTML 74Page - STMicroelectronics PSD913F2 Datasheet HTML 75Page - STMicroelectronics PSD913F2 Datasheet HTML 76Page - STMicroelectronics PSD913F2 Datasheet HTML 77Page - STMicroelectronics PSD913F2 Datasheet HTML 78Page - STMicroelectronics PSD913F2 Datasheet HTML 79Page - STMicroelectronics PSD913F2 Datasheet HTML 80Page - STMicroelectronics PSD913F2 Datasheet HTML 81Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 94 page
background image
Preliminary Information
PSD9XX Family
73
-12
-15
-20
Turbo
Symbol
Parameter
Conditions
Min
Max
Min
Max
Min
Max
Off
Unit
tLVLX
ALE or AS Pulse Width
26
26
30
ns
tAVLX
Address Setup Time
(Note 3)
9
10
12
ns
tLXAX
Address Hold Time
(Note 3)
9
12
14
ns
tAVQV
Address Valid to Data Valid
(Note 3)
120
150
200
Add 20
ns
t SLQV
CS Valid to Data Valid
120
150
200
ns
RD to Data Valid 8-Bit Bus
(Note 5)
35
35
40
ns
t RLQV
RD or PSEN to Data Valid
8-Bit Bus, 8031, 80251
(Note 2)
45
50
55
ns
t RHQX
RD Data Hold Time
(Note 1)
0
0
0
ns
tRLRH
RD Pulse Width
(Note 1)
38
40
45
ns
tRHQZ
RD to Data High-Z
(Note 1)
38
40
45
ns
tEHEL
E Pulse Width
40
45
52
ns
tTHEH
R/W Setup Time to Enable
15
18
20
ns
tELTL
R/W Hold Time After Enable
0
0
0
ns
tAVPV
Address Input Valid to
(Note 4)
33
35
40
ns
Address Output Delay
Read Timing (3 V Versions)
Microcontroller Interface – PSD9XXFV AC/DC Parameters
(3 V Versions)
NOTES: 1. RD timing has the same timing as DS, LDS, UDS, and PSEN signals.
2. RD and PSEN have the same timing for 8031.
3. Any input used to select an internal PSD813F function.
4. In multiplexed mode latched address generated from ADIO delay to address output on any Port.
5. RD timing has the same timing as DS, LDS, and UDS signals.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com