数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PSD913F2 数据表(PDF) 37 Page - STMicroelectronics

部件名 PSD913F2
功能描述  Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PSD913F2 数据表(HTML) 37 Page - STMicroelectronics

Back Button PSD913F2 Datasheet HTML 33Page - STMicroelectronics PSD913F2 Datasheet HTML 34Page - STMicroelectronics PSD913F2 Datasheet HTML 35Page - STMicroelectronics PSD913F2 Datasheet HTML 36Page - STMicroelectronics PSD913F2 Datasheet HTML 37Page - STMicroelectronics PSD913F2 Datasheet HTML 38Page - STMicroelectronics PSD913F2 Datasheet HTML 39Page - STMicroelectronics PSD913F2 Datasheet HTML 40Page - STMicroelectronics PSD913F2 Datasheet HTML 41Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 94 page
background image
Preliminary Information
PSD9XX Family
33
9.2.1 Decode PLD (DPLD)
The DPLD, shown in Figure 10, is used for decoding the address for internal PSD
components. The DPLD can generate the following chip selects:
8 sector selects for the main Flash memory (three product terms each)
4 sector selects for the Secondary Flash memory (three product terms each)
1 internal SRAM select (two product terms)
1 internal CSIOP select (select PSD registers, one product term)
Inputs to the DPLD chip selects may include address inputs, Page Register inputs and
other user defined external inputs from Ports A, B, C or D.
9.2.2 General Purpose PLD (GPLD)
The General Purpose PLD implements user defined system combinatorial logic function
or chip selects for external devices. Figure 11 shows how the GPLD is connected to the
I/O Ports. The GPLD has 19 outputs and each are routed to a port pin. The port pin can
also be configured as input tot eh GPLD. When it is not used as GPLD output or input, the
pin can be configured to perform other I/O functions.
The GPLD outputs are identical except in the number of available product terms for logic
implementation. Select the pin that can best meet the product term requirement of your
logic function or chip selects. The outputs can be configured as active high or low outputs.
Table 16 shows the number of product terms that are assigned to the PLD outputs on the
I/O Ports. When PSD9XX is connected to a MCU with non-multiplexed bus, Port A will be
configured as the Data Port and the GPLD outputs will not be available.
The
PSD9XX
Functional
Blocks
(cont.)
GPLD Output on Port Pin
Number of Product Terms
Port A, pins PA0-3
3
Port A, pins PA4-7
9
Port B, pins PB0-3
4
Port B, pins PB4-7
7
Port D, pins PD0-2
1
Table 16. GPLD Output Product Term



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com