| 数据搜索系统,热门电子元器件搜索 |
|
PSD913F2 数据表(PDF) 33 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD913F2 数据表(HTML) 33 Page - STMicroelectronics |
|
33 / 94 page ![]() Preliminary Information PSD9XX Family The PSD9XX Functional Blocks (cont.) MAIN FLASH DPLD SECONDARY FLASH BLOCK SRAM RS0 CSBOOT0-3 FS0-7 CS CS CS OE OE RD PSEN OE Figure 6. 8031 Memory Modes – Separate Space Mode MAIN FLASH DPLD SECONDARY FLASH BLOCK SRAM RS0 CSBOOT0-3 FS0-7 RD CS CS CS RD OE OE VM REG BIT 2 PSEN VM REG BIT 0 VM REG BIT 1 VM REG BIT 3 VM REG BIT 4 OE Figure 7. 80C31 Memory Mode – Combined Space Mode 9.1.3.2 Configuration Modes for MCUs with Separate Program and Data Spaces 9.1.3.2.1 Separate Space Modes Code memory space is separated from data memory space. For example, the PSEN signal is used to access the program code from the Flash Memory, while the RD signal is used to access data from the Boot memory, SRAM and I/O Ports. This configuration requires the VM register to be set to 0Ch. 9.1.3.2.2 . Combined Space Modes The program and data memory spaces are combined into one space that allows the main Flash Memory, Boot memory, and SRAM to be accessed by either PSEN or RD. For example, to configure the main Flash memory in combined space mode, bits 2 and 4 of the VM register are set to “1”. 9.1.3.3 80C31 Memory Map Example See Application Note for examples. 29 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |