数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SBPH400-3 数据表(PDF) 29 Page - STMicroelectronics

部件名 SBPH400-3
功能描述  IEEE1394 3-Port 400Mbps Physical Layer
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SBPH400-3 数据表(HTML) 29 Page - STMicroelectronics

Back Button SBPH400-3 Datasheet HTML 25Page - STMicroelectronics SBPH400-3 Datasheet HTML 26Page - STMicroelectronics SBPH400-3 Datasheet HTML 27Page - STMicroelectronics SBPH400-3 Datasheet HTML 28Page - STMicroelectronics SBPH400-3 Datasheet HTML 29Page - STMicroelectronics SBPH400-3 Datasheet HTML 30Page - STMicroelectronics SBPH400-3 Datasheet HTML 31Page - STMicroelectronics SBPH400-3 Datasheet HTML 32Page - STMicroelectronics SBPH400-3 Datasheet HTML 33Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 43 page
background image
SBPH400-3
29/43
On Power on, the Reset# pin should be held low for 2ms to allow supplies to settle. To reset
the device when VDD is already present, the Reset# pin should be held low until a minimum of
100ns after the external oscillator (if used) is started and operating within specification. The
SBPH400 will wait for approximately 500
µsec to allow its internal clocking circuitry to stabilize.
At the end of the nominal 500
µsec period, the SBPH400 becomes fully operational. Prior to
the SBPH400 becoming fully operational, all outputs on the PHY/Link interface are held in high
impedance, as are the TpBias and TPA and TPB pins for all three ports. When the SBPH400
becomes fully operational, it senses the ISO, PC[0:2], CMC, LACT and PDISABLE. If ISO = 0,
then all outputs on the PHY/Link interface are taken to zero, and the SBPH400 will also then
respond to LPS if this pin is active (see 2.9.2).
2.9.2 PHY/Link Interface start-up
The PHY/Link interface is controlled by the link device via the LPS signal. In order to indicate
to the SBPH400 that the link interface is active, LPS should either be held to a logic 1 (possibly
by connecting to the V
DD supplying the link layer device) or be connected to a pulsed output
which meets the specification shown in Figure 2.15 and Table 2.20. If neither of these is true
after power reset (see above), then no signal is considered to be received on LPS, the link
interface continues to be disabled, and the SBPH400 operates as a PHY repeater.
Figure 2.15
LPS timing (isolated interface)
When LPS is asserted, the PHY/Link interface starts as illustrated in Figure 2.16
Table 2.20
LPS timings
Symbol
Parameter
Unit
Min
Typ
Max
TLPSL
LPS low time (isolated interface)
ns
90
1000
TLPSH
LPS high time (Isolated interface)
ns
90
1000
TLPSH
TLPSL
LPS
(isolated)
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com