数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SBPH400-3 数据表(PDF) 33 Page - STMicroelectronics

部件名 SBPH400-3
功能描述  IEEE1394 3-Port 400Mbps Physical Layer
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SBPH400-3 数据表(HTML) 33 Page - STMicroelectronics

Back Button SBPH400-3 Datasheet HTML 29Page - STMicroelectronics SBPH400-3 Datasheet HTML 30Page - STMicroelectronics SBPH400-3 Datasheet HTML 31Page - STMicroelectronics SBPH400-3 Datasheet HTML 32Page - STMicroelectronics SBPH400-3 Datasheet HTML 33Page - STMicroelectronics SBPH400-3 Datasheet HTML 34Page - STMicroelectronics SBPH400-3 Datasheet HTML 35Page - STMicroelectronics SBPH400-3 Datasheet HTML 36Page - STMicroelectronics SBPH400-3 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 43 page
background image
SBPH400-3
33/43
3
Pin Description
Table 3.1
Pin description - normal operation
Pin name
Pin number
I/O
Description
AGND
15, 23, 25, 80
Analog Ground
AVDD
6, 24, 26, 79
Analog Supply Voltage
CLK24
38
I
External 24.576 MHz oscillator input (optional, see QX0)
CMC
64
I
Configuration Manager Contender. Used to initialize the C register
at power-on reset. It should be programmed by connecting it to
VDD (C=1) or GND (C=0).
CPS
78
I
Cable power status.
CTL[0:1]
46, 45
I/O
Control signals for PHY-Link interface
D[0:7]
59 - 51
I/O
Data signals for PHY-Link interface
DGND
12, 13, 14, 27,
28, 29, 30, 31,
34, 40, 43, 48,
49, 50, 61, 69,
70, 72, 73, 74
Digital Ground
DVDD
32, 33, 47, 71
Digital Supply Voltage
ISO
68
I
Link interface isolation logic control. Logic level 1 on this pin
enables the isolation logic, 0 disables the isolation logic (normally
tied to VDD or GND as required)
LACT
41
I
Link Active. Used to initialize the Link Active register on power
reset. It should be programmed by connecting it to VDD (Link Active
= 1) or GND (Link Active = 0).
LKON
42
O
Link on o/p
LPS
62
I
Link power status.
LREQ
44
I
Link request to SBPH400
N/C
35, 75, 76
I
Inputs not used in normal operation, may be connected to VDD or
GND, or left unconnected.
OGND
37
I
Oscillator ground
OVDD
39
I
Oscillator supply voltage
PC[0:2]
65 - 67
I
Power Class input
PDISABLE
63
I
Ports disable. Used to initialize all three ports as disabled on
power-on reset.
QX0
38
I
24.508 MHz crystal input 0 (optional, see CLK24)
QX1
36
I
24.508 MHz crystal input 1 (optional, left unconnected if not used,
must not be taken to power or GND)
R[0:1]
22, 21
External resistor for bias current setting
RESET#
77
I
Reset. Taking this signal low causes all activity to cease. When this
signal is taken high, all appropriate registers and outputs are
initialized to their power reset values and a 166
µsec bus reset is
initiated.
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com