数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA014 数据表(PDF) 32 Page - STMicroelectronics

部件名 STA014
功能描述  MPEG 2.5 LAYER III AUDIO DECODER WITH ADPCM AND SRS WOWO POSTPROCESSING CAPABILITY
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA014 数据表(HTML) 32 Page - STMicroelectronics

Back Button STA014 Datasheet HTML 28Page - STMicroelectronics STA014 Datasheet HTML 29Page - STMicroelectronics STA014 Datasheet HTML 30Page - STMicroelectronics STA014 Datasheet HTML 31Page - STMicroelectronics STA014 Datasheet HTML 32Page - STMicroelectronics STA014 Datasheet HTML 33Page - STMicroelectronics STA014 Datasheet HTML 34Page - STMicroelectronics STA014 Datasheet HTML 35Page - STMicroelectronics STA014 Datasheet HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 45 page
background image
GPSO_CONF
Address: 0xBA (186)
Type: R/W
Software Reset: 0x00
Hardware Reset: 0x00
MSB
LSB
b7
b6
b5
b4
b3
b2
b1
b0
XXXXXX
GRP
GSP
GSP:
GPSO clock polarity
Using this bit the GPSO_SCKR polarity can
be controlled. Clearing GSP bit data on
GPSO_DATA line will be provided on the
rising edge of GPSO_SCKR (sampling on
falling edge). Setting GSP bit data are
provided on falling edge of GPSO_SCKR
(sampling on rising edge)
GRP:
GPSO Request Polarity
This bit is used to determine the polarity of
GPSO_REQ signal. If GRP bit is cleared
data are valid on GPSO_REQ signal high. If
this bit is set data are valid on GPSO_REQ
signal low
ADC_ENABLE
Address: 0xBB (187)
Type: R/W
Software Reset: 0x00
Hardware Reset: 0x00
MSB
LSB
b7
b6
b5
b4
b3
b2
b1
b0
XXXX
XXX
ADCEN
This register controls if the ADPCM data to be
encoded comes from A/D interface or from MP3
bitstream input interface.
If ADCEN bit is set data to be encoded comes
from ADC interface, otherwise data comes from
MP3 stream interface
ADC_CONF
Address: 0xBC (188)
Type: R/W
Software Reset: 0x00
Hardware Reset: 0x00
MSB
LSB
b7
b6
b5
b4
b3
b2
b1
b0
X
X
X
ALRCS ALRCP ASCP ADC AIIS
Using this register the ADC input interface can be
configured as follow:
AIIS:
ADC I2S mode
0 =
sample word must be aligned with
LRCK (no I
2S mode)
1 =
sample word not aligned with LRCK
(I
2S compliant mode)
ADC:
ADC Data Config.
0 =
sample word is LSB first
1 =
sample word is MSB first
ASCP:
ADC Serial Clock Polarity
0 =
Data is sampled on rising edge
1 =
Data is sampled an falling edge
ALRCP:
ADC Left/Right Clock Polarity
ALRCS:
ADC Left/Right Clock Start value. This two
bits permit to determine Left/Right clock
usage according to the following table:
ALRCP
ALRCS
LEFT/RIGHT COUPLE
0
0
(Data1, Data2)
(Data3, Data4)
1
0
(0, 1)
(2, 3)
0
1
(0, 1)
(2, 3)
1
1
(1, 2)
(3, 4)
DATA 0
LRCK
DATA
DATA 1
DATA 2
DATA 3
DATA 4
D99AU1065
STA014-STA014B-STA014T
32/45



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com