数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

T80C5112-RKFEV 数据表(PDF) 47 Page - ATMEL Corporation

部件名 T80C5112-RKFEV
功能描述  8-bit Microcontroller with A/D converter
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

T80C5112-RKFEV 数据表(HTML) 47 Page - ATMEL Corporation

Back Button T80C5112-RKFEV Datasheet HTML 43Page - ATMEL Corporation T80C5112-RKFEV Datasheet HTML 44Page - ATMEL Corporation T80C5112-RKFEV Datasheet HTML 45Page - ATMEL Corporation T80C5112-RKFEV Datasheet HTML 46Page - ATMEL Corporation T80C5112-RKFEV Datasheet HTML 47Page - ATMEL Corporation T80C5112-RKFEV Datasheet HTML 48Page - ATMEL Corporation T80C5112-RKFEV Datasheet HTML 49Page - ATMEL Corporation T80C5112-RKFEV Datasheet HTML 50Page - ATMEL Corporation T80C5112-RKFEV Datasheet HTML 51Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 97 page
background image
Rev. B - November 10, 2000
47
Preliminary
T80C5112
Reset Value= 00010100b
12.4.5.2. Serial Peripheral STAtus register (SPSTA)
The
Serial Peripheral Status Register contains flags to signal the following conditions:
·
Data transfer complete
·
Write collision
·
Inconsistent logic level on SS pin (mode fault error)
Table 24 describes the SPSTA register and explains the use of every bit in the register:
Reset Value= 00X0XXXXb
Table 24. Serial Peripheral Status and Control register
1
SPR1
RW
Serial Peripheral Rate (SPR2:SPR1:SPR0)
000 : FCLK PERIPH /2
001 : FCLK PERIPH /4
010 : FCLK PERIPH /8
011 : FCLK PERIPH /16
0
SPR0
RW
100 : FCLK PERIPH /32
101 : FCLK PERIPH /64
110 : FCLK PERIPH /128
111 : External clock, output of BRG
7
6
5
4
3
2
1
0
SPIF
WCOL
-
MODF
-
-
-
-
Bit
Number
Bit Mnemonic
R/W
Mode
Description
7
SPIF
R
Serial Peripheral data transfer flag
Clear by hardware to indicate data transfer is in progress or has been approved by a clearing
sequence.
Set by hardware to indicate that the data transfer has been completed.
6
WCOL
R
Write Collision flag
Cleared by hardware to indicate that no collision has occurred or has been approved by a
clearing sequence.
Set by hardware to indicate that a collision has been detected.
5-
RW
Reserved
The value read from this bit is indeterminate. Do not set this bit
4
MODF
R
Mode Fault
Cleared by hardware to indicate that the SS pin is at appropriate logic level, or has been
approved by a clearing sequence.
Set by hardware to indicate that the SS pin is at inappropriate logic level
3-
RW
Reserved
The value read from this bit is indeterminate. Do not set this bit
2-
RW
Reserved
The value read from this bit is indeterminate. Do not set this bit
1-
RW
Reserved
The value read from this bit is indeterminate. Do not set this bit
0-
RW
Reserved
The value read from this bit is indeterminate. Do not set this bit
Bit
Number
Bit Mnemonic
R/W
Mode
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com