数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLC1511 数据表(PDF) 21 Page - STMicroelectronics

部件名 STLC1511
功能描述  NorthenLite 1.0 G.lite BiCMOS Analog Front-End Circuit
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLC1511 数据表(HTML) 21 Page - STMicroelectronics

Back Button STLC1511 Datasheet HTML 17Page - STMicroelectronics STLC1511 Datasheet HTML 18Page - STMicroelectronics STLC1511 Datasheet HTML 19Page - STMicroelectronics STLC1511 Datasheet HTML 20Page - STMicroelectronics STLC1511 Datasheet HTML 21Page - STMicroelectronics STLC1511 Datasheet HTML 22Page - STMicroelectronics STLC1511 Datasheet HTML 23Page - STMicroelectronics STLC1511 Datasheet HTML 24Page - STMicroelectronics STLC1511 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 31 page
background image
21/31
STLC1511
During a transaction, the first bit sent to the AFE de-
termines the type of transaction, R/W=”1” corre-
sponds to a read transaction while R/W=”0”
corresponds to a write transaction. The next three
bits, address[a2:a0], determine which of the 8 AFE
registers will be accessed (Table 8). This is followed
by the 8-bit data word.
In both Read and Write transactions, bit 0 (LSB) of
the serially transferred 8-bit word is clocked from the
data source first (the data source being the external
DSP during Write transactions; the STLC1511 during
Read transactions).
The definition of these fields within the 8-bit word is
outlined below in Table 8 and in the detailed register
maps following.
When the voltage on the RESETN pin is low, the bits
in the control register will be reset as per defined in
the detailed register maps.
For a write operation, the data on the DRX pin is
latched into the STLC1511 on the negative edge of
the DIGCLK signal. The data should change state on
the positive edge of the clock.
For a read operation, the data on the DTX pin is out-
put on the positive edge of the clock on pin DIGCLK.
Table 8. AFE Register Map Summary
Addr
[a2:a0]
Name
D7
D6
D5
D4
D3
D2
D1
D0
Type
000
STLC1511 Control 1 (Rx
PGA Gain)
Rx PGA Gain
RW
001
STLC1511 Control 2 (Tx
PGA Gain)
not used
Tx PGA Gain
RW
010
STLC1511 Control 3
(Power Down Reg)
not used
Rx
Opa
mp
Pow
er
Dow
n
not
use
d
Rx
Pow
er
Dow
n
Tx
Pow
er
Dow
n
RW
011
STLC1511 Control 4
(Misc. Control)
not
use
d
DIV Output
(Test mode)
PLL
PFD
inpu
t sel
Tx
Loo
p
back
Clip
Indic
ator
ena
ble
RW
100
AFE Control 5
(PLL Control)
not
use
d
DIG-
REF
Ena
ble
FREF Mode
PLL
Mod
e
Osc
Mod
e1
Clock Source
Control
R/W
101
not used
not used
110
not used
not used
111
AFE Status
not used
Clip
Stat
us
R
<1>Presently there is no difference in the oscillator driver between Oscillator Mode and CPE modes so this bit is unused. However,
it may be required in the future and should be programmed correctly in case needed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com